The 10 nanometer (10 nm) node is the technology node following the 14 nm node. The original naming of this technology node as "11 nm" comes from the International Technology Roadmap for Semiconductors (ITRS). According to the 2007 edition of this roadmap, by the year 2022, the half-pitch (i.e., half the distance between identical features in an array) for a DRAM should be 11 nm, although Intel's Architecture and Silicon Cadence Model places its 10 nm node closer to the year 2015. Pat Gelsinger, at the time serving as Intel's Chief Technology Officer, claimed in 2008 that Intel sees a 'clear way' towards the 10 nm node. At the 11 nm node in 2015, Intel expects to use a half-pitch of around 21 nm. However, in 2011, Intel updated its plans to suggest skipping 11/10 nm and going directly to 8 nm in 2015. Nvidia's chief scientist, William Dally, claims that they will also reach 11 nm semiconductors by 2015, a transition he claims will be facilitated principally through new electronic design automation tools. How the use of such design tools will help Nvidia overcome the physical limitations of CMOS technology and conventional lithography is unclear. This design rule is likely to be realized by multiple patterning, given the difficulty of implementing EUV lithography by 2015.
While the roadmap has been based on the continuing extension of CMOS technology, even this roadmap does not guarantee that silicon-based CMOS will extend that far. This is to be expected, since the gate length for this node may be smaller than 6 nm, and the corresponding gate dielectric thickness would scale down to a monolayer or even less. Reported estimates indicate that transistors at these dimensions are significantly affected by quantum tunnelling. As a result, non-silicon extensions of CMOS, using III-V materials or nanotubes/nanowires, as well as non-CMOS platforms, including molecular electronics, spin-based computing, and single-electron devices, have been proposed. Hence, this node marks the practical beginning of nanoelectronics.
Due to the extensive use of ultra-low-k dielectrics such as spin-on polymers or other porous materials, conventional lithography, etch, or even chemical-mechanical polishing processes are unlikely to be used because these materials contain a high density of voids or gaps. At scales of ~10 nm, quantum tunneling, especially through gaps, becomes a significant phenomenon. Controlling gaps on these scales by means of electromigration can produce interesting electrical properties themselves.
Quantum tunneling may not be a disadvantage when its effect on device behavior is fully understood and used in the design. Future transistors may have insulating channels. An electron wave function decays exponentially in a "classically forbidden" region at a rate that can be controlled by the gate voltage. Interference effects are also possible. Alternate option is in heavier mass semiconducting channels.
Photoelectron emission microscopy (PEEM) data was used to show that low energy electrons ~1.35 eV could travel as far as ~15 nm in SiO2, despite an average measured attenuation length of 1.18 nm.
Technology demos 
On November 15, 2012, Samsung Electronics unveiled a 64 gigabytes (GB) embedded multimedia card (eMMC) based on 10 nanometer (nm)-class process technology.
- Damon Poeter. "Intel's Gelsinger Sees Clear Path To 10nm Chips". Archived from the original on 2009-06-22. Retrieved 2009-06-20.
- "MIT: Optical lithography good to 12 nanometers". Archived from the original on 2009-06-22. Retrieved 2009-06-20.
- Borodovsky, Y. (2006). "Marching to the beat of Moore's Law". Proc. SPIE 6153. doi:10.1117/12.655176.
- Intel goes to 8 nm in 2015
- "Nvidia Chief Scientist: 11nm Graphics Chips with 5000 Stream Processors Due in 2015". XBit Labs. July 30, 2009. Archived from the original on 2009-09-03. Retrieved 2009-08-27.
- SEMICON West - Lithography Challenges and Solutions
- J. Word et al., Proc. SPIE 6925 (2008).[full citation needed]
- Intel extending ArF lithography
- CNSE Technology Development Consortium for EUVL
- "Intel scientists find wall for Moore's Law". ZDNet. December 1, 2003.
- Naitoh, Y.; et al. (2007). "New Nonvolatile Memory Effect Showing Reproducible Large Resistance Ratio Employing Nano-gap Gold Junction". MRS Symposium Proceedings 997: 0997–I04–08. doi:10.1557/PROC-0997-I04-08.
- Kayashima, S.; et al. (2007). "Control of Tunnel Resistance of Nanogaps by Field-Emission-Induced Electromigration". Jap. J. Appl. Phys. 46 (36–40): L907–909. doi:10.1143/JJAP.46.L907.
- Khaled Amed and Klaus Schuegraf, IEEE Spectrum, November, 2011, p. 50.
- Mehrotra, S.; et al. (2013). "Engineering Nanowire n-MOSFETs at Lg < 8 nm". Preprint. arXiv:1303.5458.
- Ballarotto, V. W.; et al. (2002). "Photoelectron emission microscopy of ultrathin oxide covered devices". JVST B 20 (6): 2514–2518. doi:10.1116/1.1525007.
- "Samsung Introduces Advanced Memory Storage Solution for Slim Smartphones and Tablets".
|CMOS manufacturing processes||Succeeded by