ARM Cortex-A12

From Wikipedia, the free encyclopedia
Jump to: navigation, search
ARM Cortex-A12
Designed by ARM Holdings
Instruction set ARMv7
Cores 1–4
L1 cache 32-64 KiB I, 32 KiB D
L2 cache 256 KiB–8 MiB (configurable with L2 cache controller)

The ARM Cortex-A12 is a 32-bit multicore processor that has been designed to be the successor to the Cortex-A9. It provides up to 4 cache-coherent cores, each implementing the ARM v7 instruction set architecture.[1]


ARM claims that the Cortex-A12 core is 40 percent more powerful than the Cortex-A9 core.[2] New features not found in the Cortex-A9 include hardware virtualization and 40-bit Large Physical Address Extensions (LPAE) addressing. It was announced as supporting big.LITTLE,[3] however shortly afterwards the ARM Cortex-A17 was announced as the upgraded version with that capability.[4]

Key features of the Cortex-A12 core are:[5]

See also[edit]


External links[edit]

ARM Holdings