ARM Cortex-A8

From Wikipedia, the free encyclopedia
Jump to: navigation, search
ARM Cortex-A8
Designed by ARM Holdings
Common manufacturer(s)
Instruction set ARMv7
Cores 1
L1 cache 32 KiB/32 KiB
L2 cache 512 KiB

The ARM Cortex-A8 is a processor core designed by ARM Holdings implementing the ARM v7 (32-bit) instruction set architecture.

Compared to the ARM11 core, the Cortex-A8 is a dual-issue superscalar design, achieving roughly twice the instructions executed per clock cycle. The Cortex-A8 was the first Cortex design to be adopted on a large scale for use in consumer devices.[1]

Features[edit]

Key features of the Cortex-A8 core are:

  • Frequency from 600 MHz to 1 GHz and above
  • Superscalar dual-issue microarchitecture
  • NEON SIMD instruction set extension [2]
  • VFPv3 Floating Point Unit
  • Thumb-2 instruction set encoding
  • Jazelle RCT (Also known as ThumbEE instruction set)
  • Advanced branch prediction unit with >95% accuracy
  • Integrated level 2 Cache (0–4 MiB)
  • 2.0 DMIPS/MHz

Chips[edit]

Several system-on-chips (SoC) have implemented the Cortex-A8 core, including:

See also[edit]

References[edit]

External links[edit]

ARM Holdings