||This article needs additional citations for verification. (December 2012)|
|Traded as||NASDAQ: ALTR
S&P 500 Component
|Headquarters||San Jose, California, U.S.|
|Key people||John P. Daane
(Chairman, President and CEO)
|Products||FPGAs, CPLDs, Embedded Processors, ASICs|
|Revenue||US$ 2.064 billion (2011)|
|Operating income||US$ 848.9 million (2011)|
|Net income||US$ 770.7 million (2011)|
|Total assets||US$ 4.282 billion (2011)|
|Total equity||US$ 2.994 billion (2011)|
|Employees||2,884 (December 2011)|
Altera Corporation is a Silicon Valley manufacturer of PLDs, reconfigurable complex digital circuits. The company released its first PLD in 1984. Altera's main products are the Stratix, Arria and Cyclone series FPGAs, the MAX series CPLDs (Complex programmable logic devices), the HardCopy series ASICs and Quartus II design software.
The Stratix series FPGAs are the company's largest, highest bandwidth devices, with up to 1.1 million logic elements, integrated transceivers at up to 28 Gbit/s, up to 1.6 Tbit/s of serial switching capability, up to 1,840 GMACs of signal-processing performance, and up to 7 x72 DDR3 memory interfaces at 800 MHz. Cyclone series FPGAs and SoC FPGAs are the company's lowest cost, lowest power FPGAs, with variants offering integrated transceivers up to 5 Gbit/s. In between these two device families are Arria series FPGAs and SoC FPGAs, which provide a balance of performance, power, and cost for mid-range applications such as remote radio heads, video conferencing equipment, and wireline access equipment. Arria FPGAs have integrated transceivers up to 10 Gbit/s.
In December 2012, the company announced that they are shipping their first 28nm SoC FPGA devices. According to Altera, fully depleted silicon on insulator (FDSOI) chip manufacturing process is benefitial for FPGAs.
Altera offers a design flow based on HardCopy ASICs, which transitions the FPGA design, once finalized, to a form which is not alterable. This design flow reduces design security risks as well as costs for higher volume production. Design engineers can prototype their designs in Stratix series FPGAs, and then migrate these designs to HardCopy ASICs when they're ready for volume production.
The unique design flow makes hardware/software co-design and co-verification possible. The flow has been benchmarked to deliver systems to market 9 to 12 months faster, on average, than with standard-cell solutions. Design engineers can employ a single RTL, set of intellectual property (IP) cores, and Quartus II design software for both FPGA and ASIC implementations. Altera's HardCopy Design Center manages test insertion.
40-nm Technology 
In May 2008, Altera introduced the industry's first 40-nm programmable logic devices: the Stratix IV FPGAs and HardCopy IV ASICs. Both devices are available with integrated transceiver options. Since then, the company has also introduced Stratix IV GT FPGAs, which have 11.3-Gbit/s transceivers for 40G/100G applications, and Arria II GX FPGAs, which have 3.75-Gbit/s transceivers for power- and cost-sensitive applications.
Semiconductors manufactured on a 40-nm process node address many of the industry's key challenges, including power consumption, device performance, and cost. Altera's devices are manufactured using techniques such as 193-nm immersion lithography and technologies such as extreme low-k dielectrics and strained silicon. These techniques and technologies bring enhancements to device performance and power efficiency.
28-nm Technology 
In April 2010, Altera introduced the FPGA industry's second 28-nm device, the Stratix V FPGA (to Xilinx's Kintex-7 FPGA), available with transceivers at speeds up to 28 Gbit/s. This device family has more than 1 million logic elements, up to 53 Mb of embedded memory, up to 7 x72 DDR3 DIMMs at 800 MHz, 1.6-Gbit/s LVDS performance, and up to 3,680 variable-precision DSP blocks. In August 2011, Altera began shipping 28-nm Stratix V GT devices featuring 28-gigabits-per-second (Gbps) transceivers.
The devices also feature some unique features. Embedded HardCopy Blocks harden standard or logic-intensive applications, increasing integration and delivering twice the density without a cost or power penalty. Altera has developed a user friendly method for partial reconfiguration, so core functionality can be changed easily and on the fly. And there is a path to HardCopy V ASICs, when designs are ready for volume production. Also, Altera’s 28 nm FPGAs aim to reduce power requirements to 200 mW per channel.
In December, 2012, the company announced the shipment of its first 28 nm Cyclone V SoC devices, which have a dual-core ARM Cortex-A9 processor system with FPGA logic on a single chip. The new SoCs are targeted for wireless communications, industrial, video surveillance, automotive and medical equipment markets. With these SoCs devices, users are able to create custom field-programmable SoC variants for power, board space, performance and cost optimization.
IP Cores 
Altera and its partners offer an array of intellectual property (IP) cores that serve as building blocks that design engineers can drop into their system designs to perform specific functions. IP cores eliminate some of the time-consuming tasks of creating every block in a design from scratch.
Embedded Processors 
Altera offers an embedded portfolio with a broad selection of soft processor cores.
- Nios II embedded processor
- Freescale ColdFire v1 core (free for Cyclone III FPGA).
- ARM Cortex-M1 processor
And one hard IP processor core.
- ARM Cortex-A9 processor
Design Software 
All of Altera's devices are supported by a common design environment, Quartus II design software. Quartus II software is available in a subscription-based edition and a free Web-based edition. It includes a number of tools to foster productivity. Some Quartus II software features include:
- SOPC Builder, a tool in Quartus II software that eliminates manual system integration tasks by automatically generating interconnect logic and creating a testbench to verify functionality
- Qsys, a system-integration tool that is the next generation of SOPC Builder. It uses an FPGA-optimized network-on-chip architecture that doubles the fMAX performance vs. SOPC Builder.
- DSP Builder, a tool that creates a seamless bridge between the MATLAB/Simulink tool and Quartus II software, so FPGA designers have the algorithm development, simulation, and verification capabilities of MATLAB/Simulink system-level design tools
- External memory interface toolkit, which identifies calibration issues and measures the margins for each DQS signal.
- "2011 Form 10-K, Altera Corporation". U.S. Securities and Exchange Commission.
- Zacks Equity Research, NASDAQ. "Altera Shipping 28-nm FPGAs." April 13, 2012. Retrieved May 8, 2012.
- Source: ["Key Companies Shake Up This Year's Top Employers, Electronic Design]
- Richard Wilson, Electronics Weekly. "ASSPs, ASICs will open doors for FPGAs - Altera v-p." October 18, 2011. Retrieved June 6, 2012.
- Clive Maxfield, EETimes. "Altera's Quartus II design software features Qsys System Integration Tool." May 9, 2011. Retrieved June 6, 2012.
- Clive Maxfield, EETimes. "Latest and greatest Quartus II design software from Altera." Nov 7, 2011. Retrieved June 6, 2012.
- Clive Maxfield, EE Times. "Altera's shipping its first SoC FPGAs." Dec 12, 2012. Retrieved Jan 9, 2013.
- Peter Clarke, EE Times. "Altera eyes FDSOI process for FPGAs." Dec 15, 2012. Retrieved Jan 9, 2013.
- Altera Product Catalog, January 2009
- Mark LaPedus, EE Times. "Analyst comments on Altera's 40-nm FPGAs." May 19, 2008. Retrieved Jan 14, 2013.
- EETimes. "Altera ships Stratix V GT FPGAs." August 24, 2011. Retrieved November 18, 2011.
- Toni McConnel, Embedded. "Altera ships its first Cyclone V SoC devices." Dec 12, 2012. Retrieved Jan 3, 2013.
- EET Asia. "Altera, ARM roll out FPGA-adaptive embedded software toolkit." Dec 21, 2012. Retrieved Jan 3, 2013.
- John Edwards, EDN. “No room for Second Place.” June 1, 2006. Retrieved January 15, 2009.
- Jim Turley, EE Journal. "The Future Belongs to Programmers." Jan 2, 2012. Retrieved Jan 14, 2013.