DEC J-11

From Wikipedia, the free encyclopedia
Jump to: navigation, search
Top side of J11 microprocessor hybrid. DC335 control chip on left, DC334 data path chip on right. US dime for scale.
Bottomside of J11 microprocessor hybrid showing unused mounting positions for two additional control chips.
KL DEC J11.jpg
Soviet clone of the J-11

The J-11 is a microprocessor chip set that implements the PDP-11 instruction set architecture (ISA) jointly developed by Digital Equipment Corporation and Harris Semiconductor. It was a high-end chip set designed to integrate the performance and features of the PDP-11/70 onto a handful of chips. It was used in the PDP-11/73, PDP-11/83 and Professional 380.

It consisted of a data path chip and a control chip in ceramic leadless packages mounted on a single ceramic hybrid DIP package. The control chip incorporated a control sequencer and a microcode ROM. An optional separate floating-point acclerator (FPA) chip could be used, and was packaged in a standard DIP. The data path chip and control chip were fabricated by Harris in a CMOS process while the FPA was fabricated by Digital in their "ZMOS" NMOS process.

The design originally was intended to support multiple control chips to allow implementation of additional instructions such as the Commercial Instruction Set (CIS), but no such control chips were ever offered.