David H. D. Warren

From Wikipedia, the free encyclopedia
Jump to: navigation, search
For other people named David Warren, see David Warren (disambiguation).
David H. D. Warren
Institutions SRI International
Quintus Computer Systems
University of Bristol
Alma mater University of Edinburgh
Thesis Applied Logic - Its Use and Implementation as Programming Tool (1977)
Doctoral advisor Donald Michie
Robert Kowalski
Known for Warren Abstract Machine

David H. D. Warren is a computer scientist who worked primarily on logic programming and in particular the programming language Prolog in the 1970s and 1980s. Warren wrote the first compiler for Prolog, and the Warren Abstract Machine execution environment for Prolog is named after him.

Early life and education[edit]

Warren received a Ph.D. in artificial intelligence from the University of Edinburgh in 1977 under advisor Robert Kowalski, and (a second advisor) Donald Michie.[1]

Career[edit]

Warren worked for the Artificial Intelligence Center at SRI International in the 1980s.[2][3]

He founded the company Quintus Computer Systems in 1983 with William Kornfeld, Lawrence Byrd, Fernando Perreira and Cuthbert Hurd to commercialize the Prolog compiler.[4] Quintus was sold to Intergraph Corporation in 1989.[5]

He has also held an academic position at the University of Bristol Department of Computer Science.[6]

References[edit]

  1. ^ David H. D. Warren at the Mathematics Genealogy Project -- (accessed August 10, 2014)
  2. ^ "David H.D. Warren". Alumnus of the Artificial Intelligence Center. Artificial Intelligence Center. Retrieved 2010-05-26. 
  3. ^ Nils J. Nilsson (1984). "Introduction to the COMTEX Microfiche Edition of the SRI Artificial Intelligence Center Technical Notes". AI Magazine 5 (1). p. 49. 
  4. ^ The Artificial intelligence report. Artificial Intelligence Publications. 1983. 
  5. ^ David E. Weisberg (2008). "Intergraph". The Engineering Design Revolution:The People, Companies and Computer Systems That Changed Forever the Practice of Engineering. Retrieved May 26, 2010. 
  6. ^ "Traffic patterns in a scalable multiprocessor through transputer emulation". IEEE. Retrieved 2012-03-16.