File:5 Stage Pipeline.svg
From Wikipedia, the free encyclopedia
No higher resolution available.
5_Stage_Pipeline.svg (SVG file, nominally 300 × 190 pixels, file size: 33 KB)
 |
This is a file from the Wikimedia Commons. Information from its description page there is shown below. |
| Description |
English: A diagram showing the stage of execution reached by five consecutive instructions in a 5-stage microprocessor. At clock cycle 4, the 1st instruction is in the "memory access" phase, the second is in the "execute" phase, the third in the "instruction decode" phase, the fourth in the "instruction fetch" phase and the fifth hasn't been fetched yet.
|
||
| Date | 22 January 2009 | ||
| Source | Own work | ||
| Author | Inductiveload | ||
| Permission (Reusing this file) |
|
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 18:24, 22 January 2009 | | 300 × 190 (33 KB) | Inductiveload | {{Information |Description={{en|1=A diagram showing the stage of execution reached by five consecutive instructions in a 5-stage microprocessor. At clock cycle 4, the 1st instruction is in the "memory access" phase, the second is in the "execute" phase, t |
File usage
The following pages on the English Wikipedia link to this file (pages on other projects are not listed):
Global file usage
The following other wikis use this file:
