Flynn's taxonomy

From Wikipedia, the free encyclopedia
Jump to: navigation, search

Flynn's taxonomy is a classification of computer architectures, proposed by Michael J. Flynn in 1966.[1][2] The classification system has stuck, and has been used as a tool in design of modern processor and their functionalities. Since the rise of multiprocessing CPUs, a multiprogramming context has evolved as an extension of the classification system.

Classifications[edit]

Flynn's taxonomy (multiprogramming context)
  Single instruction Multiple instruction Single program Multiple program
Single data SISD MISD
Multiple data SIMD MIMD SPMD MPMD

The four classifications defined by Flynn are based upon the number of concurrent instruction (or control) and data streams available in the architecture:

Single Instruction, Single Data stream (SISD)
A sequential computer which exploits no parallelism in either the instruction or data streams. Single control unit (CU) fetches single Instruction Stream (IS) from memory. The CU then generates appropriate control signals to direct single processing element (PE) to operate on single Data Stream (DS) i.e. one operation at a time.
Examples of SISD architecture are the traditional uniprocessor machines like a PC (currently manufactured PCs have multiple processors) or old mainframes.
Single Instruction, Multiple Data streams (SIMD)
A computer which exploits multiple data streams against a single instruction stream to perform operations which may be naturally parallelized. For example, an array processor or GPU.
Multiple Instruction, Single Data stream (MISD)
Multiple instructions operate on a single data stream. Uncommon architecture which is generally used for fault tolerance. Heterogeneous systems operate on the same data stream and must agree on the result. Examples include the Space Shuttle flight control computer.[citation needed]
Multiple Instruction, Multiple Data streams (MIMD)
Multiple autonomous processors simultaneously executing different instructions on different data. Distributed systems are generally recognized to be MIMD architectures; either exploiting a single shared memory space or a distributed memory space. A multi-core superscalar processor is an MIMD processor.

Diagram comparing classifications[edit]

Visually, these four architectures are shown below where each "PU" is a central processing unit:

SISD MISD
SISD.svg MISD.svg
SIMD MIMD
SIMD.svg MIMD.svg

Further divisions[edit]

As of 2006, all the top 10 and most of the TOP500 supercomputers are based on a MIMD architecture.

Some further divide the MIMD category into the two categories below,[3][4][5][6][7] and even further subdivisions are sometimes considered.[8]

SPMD[edit]

Main article: SPMD

Single Program, Multiple Data: multiple autonomous processors simultaneously executing the same program (but at independent points, rather than in the lockstep that SIMD imposes) on different data. Also referred to as 'Single Process, multiple data'[7] - the use of this terminology for SPMD is erroneous and should be avoided, as SPMD is a parallel execution model and assumes multiple cooperating processes executing a program. SPMD is the most common style of parallel programming.[9] The SPMD model and the term was proposed by Frederica Darema.[10] Gregory F. Pfister was a manager of the RP3 project, and Darema was part of the RP3 team.

MPMD[edit]

Multiple Program, Multiple Data: multiple autonomous processors simultaneously operating at least 2 independent programs. Typically such systems pick one node to be the "host" ("the explicit host/node programming model") or "manager" (the "Manager/Worker" strategy), which runs one program that farms out data to all the other nodes which all run a second program. Those other nodes then return their results directly to the manager. An example of this would be the Sony PlayStation 3 game console, with its SPU/PPU processor architecture.

References[edit]

  1. ^ Flynn, M. J. (September 1972). "Some Computer Organizations and Their Effectiveness". IEEE Trans. Comput. C–21 (9): 948–960. doi:10.1109/TC.1972.5009071.  edit
  2. ^ Duncan, R. (February 1990). "A survey of parallel computer architectures". Computer 23 (2): 5–4. doi:10.1109/2.44900.  edit
  3. ^ "Single Program Multiple Data stream (SPMD)". Llnl.gov. Retrieved 2013-12-09. 
  4. ^ [1][dead link]
  5. ^ "CTC Virtual Workshop". Web0.tc.cornell.edu. Retrieved 2013-12-09. 
  6. ^ "NIST SP2 Primer: Distributed-memory programming". Math.nist.gov. Retrieved 2013-12-09. 
  7. ^ a b [2][dead link]
  8. ^ [3][dead link]
  9. ^ "Single program multiple data". Nist.gov. 2004-12-17. Retrieved 2013-12-09. 
  10. ^ Darema, Frederica; George, David A.; Norton, V. Alan; Pfister, Gregory F. (1988). "A single-program-multiple-data computational model for EPEX/FORTRAN". Parallel Computing 7 (1): 11–24. doi:10.1016/0167-8191(88)90094-4.  edit

External links[edit]

This article is based on material taken from the Free On-line Dictionary of Computing prior to 1 November 2008 and incorporated under the "relicensing" terms of the GFDL, version 1.3 or later.