The IBM 8000 series was a proposed transistor-based successor to the IBM 7000 series. Important engineers on the project included Fred Brooks and Gerry Blaauw. The project plan for the 8000 series was presented by Fred Brooks in January, 1961. Despite some technical successes, the project became a political football, amid IBM's search for a unified product line. The project was canceled in 1961 by Bob Evans, supplanted by the very successful System/360 series.
Pugh cites a number of reasons for the cancellation of the 8000 line.:p.121
- Because more integrated technology was not yet available the system was to have been built using discrete transistor (SMS) components.
- The proposed systems would have been incompatible with IBM's existing successful 1400 series systems.
- The proposed instruction set was too complex.
- The systems offered inadequate floating point performance, bolstered only by add-on processors.
Unlike System/360 which offered a series of processors with a common architecture, the 8000 was designed with a single main processor to which external components could be added to increase performance.
The components identified were:
- 8103 Processor
- 8104 Processor
- 8106 Processor
- 8108 High Speed Floating Point Unit
- 8112 High Speed Floating Point Unit
The 8103 was proposed as a low-end processor "to relieve the larger systems of the series from the tasks associated with input-output processing." The 8103 was to have featured a 4 K or 8 K 8 μs magnetic-core memory, organized as 16 bit words of two eight bit bytes. The system could also share 2 μs core memory with larger processors. Memory was organized into segments — segment size is unspecified in the proposal. The 8103 was to be multiprogrammed to support its mission as an input/output or front end processor. Interestingly it appears that task switching was to be automatic under hardware control.
The proposed specifications for the 8104 appear similar to the 8103. It featured a full complement of instructions for fixed and floating point arithmetic and storage-to-storage character operations. All instructions were 32 bits in length. The 8104 supported direct addressing, indirect addressing, and indexed addressing with 255 index registers.
The 8106 was to have been the principal processor in the 8000 line, designed to bracket the performance of the IBM 7090 system. The 8106 used a 64 bit word in one or more storage units of 4 K, 8 K, or 16 K words of core memory with an access time of 2 μs. Some of the storage units were supposed to be able to have been shared with other processors in the product line. Instructions could be one, two, or three 32-bit halfwords in length, allowing one, two, or three address instructions respectively. The system used nonpaged virtual memory, addressing blocks of 256 words through an address translation table.
the 8108 was an "attachment to the 8106 machine" designed to greatly improve the performance of floating-point arithmetic. For example, the 8106 was to have performed a twelve digit floating-point multiply in 280 μs. The 8108 reduced this to 24 μs.
The 8112 was also a high speed floating point processor. Unlike the 8108 the 8112 had its own "instruction-fetching, indexing, and instruction sequencing mechanisms." The 8112 would have been a complete "slave" processor to the 8106, depending on the 8106 only for input/output.
- Gifford, David, et al. "Case Study: IBM5 SYSTEM/360-370 ARCHITECTURE". Retrieved October 18, 2012.
- Pugh, Emerson W.; Lyle R. Johnson; John H. Palmer (1991). IBM's 360 and Early 370 Systems. Cambridge, MA and London: MIT Press. ISBN 0-262-16123-0.
- IBM Corporation (1961). IBM 8103 Processor Preliminary Manual.
- IBM Corporation (1961). IBM 8104 Data Processing System Preliminary Manual of Operation.
- IBM Corporation (1961). IBM 8106 Data Processing System (Preliminary Operating Manual).
- Henderson, D.S. (1961). The IBM 8108 High Speed Floating Point Attachment (memo).
- IBM Corporation (1961). IBM 8112 Central Processing Unit Preliminary Manual of Operation).