Infineon AURIX

From Wikipedia, the free encyclopedia
Jump to: navigation, search

AURIX™ (Automotive Realtime Integrated NeXt Generation Architecture) is a 32-bit Infineon microcontroller family, targeting the automotive industry in terms of performance and safety. Its multicore architecture, based on up to three independent 32-bit TriCore™ CPUs.

Infineon microcontroller system architecture of the aurix Family
System Architecture Block Diagram of the Aurix Family.

Applications[edit]

Powertrain Applications[edit]

Infineon AURIX™ covers several applications in Automotive Powertrain such as:

  • Gasoline Direct Injection
  • Gasoline Multi-Port Injection
  • Diesel Direct Injection
  • Automatic Transmission – Hydraulic Control
  • Dry Double Clutch Transmission – Hydraulic/Electrical Control
  • Integrated (H)EV Control
  • (H)EV Battery Management System

Safety Applications[edit]

  • Chassis Domain Control: The AURIX™ multicore architecture includes encapsulation features to support freedom of interference of multiple applications [1]
  • Electric Power Steering (EPS)[2]
  • Active Suspension Control System [3]
  • Advanced Airbag System [4]
  • Braking ECU [5]
  • Multi-purpose Camera Configuration
  • Short Range RADAR (24 GHz) System
  • Long Range RADAR (76/77 GHz) System

Body Applications[edit]

  • Body Domain Controller
  • Gateway
  • Advanced Body Applications

Technical Features[edit]

System Performance[edit]

The AURIX™ family devices range in the ultra high-end from a 300 MHz triple-core device with 8MB of embedded Flash to a 200 MHz triple core with 4MB of embedded Flash to a 200 MHz dual-core device with 2.5MB of embedded Flash right down to 130 MHz and 80 MHz single-core and single core lockstep devices with 1.5MB, 1MB and 0.5MB of embedded Flash. The package portfolio includes a BGA-516 package with a ball-compatible BGA-292 package (I/O subset), and compatible QFP-176, QFP-144, QFP‑100 to QFP-64 packages.

TriCore™ DSP functionality[edit]

  • MultiCore
  • TriCore™ with up to 300 MHz per core
  • 1.7-2.4 DMIPS/MHz
  • DSP with up to 2 FLOPS
  • Supporting floating point and fix point with all cores
  • Fast Fourier accelerator
  • Pixel Preprocessor
  • Embedded EEPROM
  • Powerful Generic Timer Module (GTM)
  • Advanced timer unit for totally flexible PWM generation and hardware input capture
  • Redundant flexible 12-bit ADC
  • Delta sigma converters
  • Innovative single supply 5V or 3.3V
  • Availability of AUTOSAR 4.x and 3.2.1
  • Ta = -40°C ... 145°C

Safety[edit]

The AURIX™ architecture has been developed according to an audited ISO26262 compliant process and designed to efficiently meet ASIL-D on application level. The platform is using up to 2 in TriCore™ lockstep mode, an diverse lockstep architecture combined with cutting edge safety technology such as e.g. safe internal communication buses or distributed memory protection system. Innovative encapsulation techniques allow integration of software with various safety levels (QM to ASIL-D) from different sources, reducing significantly the system complexity.

  • Hardware-focused safety concept for reduced SW overhead
  • Diverse lockstep with clock delay
  • Access permission system
  • Safety management unit
  • Safe DMA
  • I/O, clock, voltage monitor
  • Safety Software
  • ISO 26262 conformance to support safety requirements up to ASIL-D

Security[edit]

Infineon has integrated a programmable Hardware Security Module (HSM) into the AURIX™ family in line with EVITA (E-safety vehicle intrusion protected applications). The security module was implemented by the market leader in chipcard technology using state-of-the art encryption technology. This “embedded chipcard” protects against attacks of IP infringement, fraud and software hijacking.

  • Hardware Security Module (HSM)
  • Secure software updates, Secure Boot, Secure Key Update, Secure Communication
  • Immobilizer
  • Tuning protection
  • Milage protection
  • Component protection
  • IP protection

Scalability[edit]

  • From Single Core to Triple Lockstep Core
  • 80-300 MHz
  • 256KB-8MB Flash
  • 48KB-2.7MB SRAM
  • ASIL Level from QM up to ASIL D
  • HOT Package Option

Connectivity[edit]

  • Ethernet 100Mbit
  • FlexRay
  • High Speed Serial Link IF
  • SPI, CAN, LIN, UART
  • Hardware SENT interface for low CPU load
  • Camera Interface (up to 16-bit)
  • External ADC IF (up to 16-bit)
  • External Bus Interface for Memory Extension

Supply Security[edit]

Infineon has set up dual-fab manufacturing using two local separated Frontend production sites. Both sites are using identical certified processes and tooling. All products from both sides will be AEC-Q100 qualified and are manufactured in a 65 nm technology. Tools and Software

Tools and Software:Starter Kits[edit]

Infineon has several full-Featured Evaluation Boards for the TriCore with connectivity to all peripheral modules,Extension Boards, Development tools for evaluation such as compilers, debuggers and DAVE™ and Technical documentation – user manuals, architecture manuals, application notes, data sheets, board documentation.

Further information for TriCore™ Starter Kits:[6]

TriCore™ AURIX™ Tool Partners[edit]

Embedded Software[edit]

Simulation/Modelling[edit]

Integrated Compiler Environments[edit]

Auto Code Generation Tools[edit]

Scheduling & Load Analysis [MultiCore][edit]

Operating Systems[edit]

  • Elektrobit
  • ETAS
  • Vector

Emulators/Debugger Development Systems[edit]

Data Measurement Calibration & Rapid Prototyping[edit]

References[edit]

External links[edit]

FAQ Sites

{{TriCore-based chips}}

TriCore