In computer engineering a load/store architecture only allows memory to be accessed by load and store operations, and all values for an operation need to be loaded from memory and be present in registers. Following the operation, the result needs to be stored back to memory.
For instance, in a load/store approach both operands for an ADD operation must be in registers. This differs from a register memory architecture in which one of the operands for the ADD operation may be in memory, while the other is in a register.
- Computer architecture: pipelined and parallel processor design by Michael J. Flynn 1995 ISBN 0867202041 pages 9-12
- Computer architecture: pipelined and parallel processor design by Michael J. Flynn 1995 ISBN 0867202041 pages 54-56
- Memory systems and pipelined processors by Harvey G. Cragon 1996 ISBN 0867204745 pages 512-513
|This computer engineering–related article is a stub. You can help Wikipedia by expanding it.|