M·CORE

From Wikipedia, the free encyclopedia
Jump to: navigation, search

M·CORE is a low-power, RISC-based microcontroller architecture developed by Motorola (now Freescale), intended for use in embedded systems. Introduced in late 1997, the architecture combines a 32-bit internal data path with 16-bit instructions,[1] and includes a four-stage instruction pipeline. Initial implementations used a 0.36 micrometre process and ran at 50 MHz.

M·CORE processors[2] employ a Princeton architecture with shared program and data bus—executing instructions from within data memory is possible. Motorola engineers designed M·CORE to have low power consumption and high code density.[3]