Memory hierarchy

From Wikipedia, the free encyclopedia
Jump to: navigation, search
Diagram of the computer memory hierarchy

The term memory hierarchy is used in computer architecture when discussing performance issues in computer architectural design, algorithm predictions, and the lower level programming constructs such as involving locality of reference. A "memory hierarchy" in computer storage distinguishes each level in the "hierarchy" by response time. Since response time, complexity, and capacity are related,[1] the levels may also be distinguished by the controlling technology.

The many trade-offs in designing for high performance will include the structure of the memory hierarchy, i.e. the size and technology of each component. So the various components can be viewed as forming a hierarchy of memories (m1,m2,...,mn) in which each member mi is in a sense subordinate to the next highest member mi-1 of the hierarchy. To limit waiting by higher levels, a lower level will respond by filling a buffer and then signaling to activate the transfer.

There are four major storage levels.[1]

  1. InternalProcessor registers and cache.
  2. Main – the system RAM and controller cards.
  3. On-line mass storage – Secondary storage.
  4. Off-line bulk storage – Tertiary and Off-line storage.

This is a general memory hierarchy structuring. Many other structures are useful. For example, a paging algorithm may be considered as a level for virtual memory when designing a computer architecture.

Example use of the term[edit]

Here are some quotes.

  • Adding complexity slows down the memory hierarchy.[2]
  • CMOx memory technology stretches the Flash space in the memory hierarchy[3]
  • One of the main ways to increase system performance is minimising how far down the memory hierarchy one has to go to manipulate data.[4]
  • Latency and bandwidth are two metrics associated with caches and memory. Neither of them is uniform, but is specific to a particular component of the memory hierarchy.[5]
  • Predicting where in the memory hierarchy the data resides is difficult.[5]
  • ...the location in the memory hierarchy dictates the time required for the prefetch to occur.[5]

Application of the concept[edit]

Memory hierarchy of an AMD Bulldozer server.

The number of levels in the memory hierarchy and the performance at each level has increased over time. For example, the memory hierarchy of an Intel Haswell Mobile [6] processor circa 2013 is:

  • Processor registers – the fastest possible access (usually 1 CPU cycle). A few thousand bytes in size
  • Cache
    • Level 0 (L0) Micro operations cache – 6 KiB [7] in size
    • Level 1 (L1) Instruction cache – 128 KiB in size
    • Level 1 (L1) Data cache – 128 KiB in size. Best access speed is around 700 GiB/second[8]
    • Level 2 (L2) Instruction and data (shared) – 1 MiB in size. Best access speed is around 200 GiB/second[8]
    • Level 3 (L3) Shared cache – 6 MiB in size. Best access speed is around 100 GB/second[8]
    • Level 4 (L4) Shared cache – 128 MiB in size. Best access speed is around 40 GB/second[8]
  • Main memoryGigabytes in size. Best access speed is around 10 GB/second.[8] In the case of a NUMA machine, access times may not be uniform
  • Disk storageTerabytes in size. As of 2013, best access speed is from a solid state drive is about 600 MB/second [9]
  • Tertiary storage – Up to exabytes in size. As of 2013, best access speed is about 160 MB/second[10]

Most modern CPUs are so fast that for most program workloads, the bottleneck is the locality of reference of memory accesses and the efficiency of the caching and memory transfer between different levels of the hierarchy[citation needed]. As a result, the CPU spends much of its time idling, waiting for memory I/O to complete. This is sometimes called the space cost, as a larger memory object is more likely to overflow a small/fast level and require use of a larger/slower level. Terms for data being missing from a higher level and needing to be fetched from a lower level are, respectively: register spilling (due to register pressure: register to cache), cache miss (cache to main memory), and (hard) page fault (main memory to disk).

Modern programming languages mainly assume two levels of memory, main memory and disk storage, though in assembly language and inline assemblers in languages such as C, registers can be directly accessed. Taking optimal advantage of the memory hierarchy requires the cooperation of programmers, hardware, and compilers (as well as underlying support from the operating system):

  • Programmers are responsible for moving data between disk and memory through file I/O.
  • Hardware is responsible for moving data between memory and caches.
  • Optimizing compilers are responsible for generating code that, when executed, will cause the hardware to use caches and registers efficiently.

Many programmers assume one level of memory. This works fine until the application hits a performance wall. Then the memory hierarchy will be assessed during code refactoring.

See also[edit]

References[edit]

  1. ^ a b Toy, Wing; Zee, Benjamin (1986). Computer Hardware/Software Architecture. Prentice Hall. p. 30. ISBN 0-13-163502-6. 
  2. ^ Write-combining
  3. ^ "Memory Hierarchy". Unitity Semiconductor Corporation. Retrieved 16 September 2009. 
  4. ^ Pádraig Brady. "Multi-Core". Retrieved 16 September 2009. 
  5. ^ a b c van der Pas, Ruud (2002). "Memory Hierarchy in Cache-Based Systems". Santa Clara, California: Sun Microsystems. p. 26. 817-0742-10 http://www.sun.com/ |url= missing title (help). 
  6. ^ http://news.cnet.com/8301-13579_3-57609045-37/dissecting-intels-top-graphics-in-apples-15-inch-macbook-pro/
  7. ^ http://www.anandtech.com/show/6355/intels-haswell-architecture/6
  8. ^ a b c d e http://www.sisoftware.co.uk/?d=qa&f=mem_hsw
  9. ^ http://www.tomshardware.com/charts/ssd-charts-2013/AS-SSD-Sequential-Read,2782.html
  10. ^ http://www.lto.org/technology/generations.html