Open NAND Flash Interface Working Group

From Wikipedia, the free encyclopedia
Jump to: navigation, search
Open NAND Flash Interface Working Group
Open NAND Flash Interface Working Group logo.gif
Formation March 2006
Type Industry trade group
Purpose/focus Flash memory standardization
Website www.onfi.org

The Open NAND Flash Interface Working Group (ONFI or ONFi[1] with a lower case "i"), is a consortium of technology companies working to develop open standards for NAND flash memory and devices that communicate with them. The formation of ONFI was announced at the Intel Developer Forum in March 2006.[2]

History[edit]

The group's goals did not include the development of a new consumer flash memory card format.[3] Rather, ONFI seeks to standardize the low-level interface to raw NAND flash chips, which are the most widely used form of non-volatile memory integrated circuits (chips); in 2006, nearly one trillion MiB of flash memory was incorporated into consumer electronics, and production was expected to double by 2007.[4]

As of 2006, NAND flash memory chips from most vendors used similar packaging, had similar pinouts, and accepted similar sets of low-level commands. As a result, when more capable and inexpensive models of NAND flash become available, product designers can incorporate them without major design changes. However, "similar" operation is not optimal:[5] subtle differences in timing and command set mean that products must be thoroughly debugged and tested when a new model of flash chip is used in them.[4] When a flash controller is expected to operate with various NAND flash chips, it must store a table of them in its firmware so that it knows how to deal with differences in their interfaces.[4][5] This increases the complexity and time-to-market of flash-based devices, and means they are likely to be incompatible with future models of NAND flash, unless and until their firmware is updated.

Thus, one of the main motivations for standardization of NAND flash was to make it easier to switch between NAND chips from different producers, thereby permitting faster development of NAND-based products and lower prices via increased competition among manufacturers. By 2006, NAND flash became increasingly a commodity product,[6] like SDRAM or hard disk drives. It is incorporated into many personal computer and consumer electronics products such as USB flash drives, MP3 players, and solid-state drives. Product designers wanted newer NAND flash chips, for example, to be as easily interchangeable as hard disks from different manufacturers.[6][7]

Historical similarities[edit]

The effort to standardize NAND flash may be compared to earlier standardization of electronic components. For example, the 7400 series of TTL digital integrated circuits were originally produced by Texas Instruments, but had become a de facto standard family by the late 1970s. These ICs are manufactured as commodity parts by a number of different vendors. This has allowed designers to freely mix 7400 components from different vendors—and even to mix components based on different logic families, once the 74HCT sub-family become available (consisting of CMOS components with TTL-compatible logic levels).

Members[edit]

The ONFI consortium included manufacturers of NAND flash memory such as Hynix, Intel, Micron Technology, Phison, SanDisk, Sony and Spansion.[2] Samsung and Toshiba, the world's largest manufacturers of NAND flash, were absent in 2006.[8] Vendors of NAND flash-based consumer electronics and computing products are also members.

Specifications[edit]

ONFI produced specifications for standard interface to NAND flash chips.

Version 1.0 of this specification was released on December 28, 2006, and made available at no cost from the ONFI web site. Samsung was still not a participant.[9] It specified:

  • a standard physical interface (pinout) for NAND flash in TSOP-48, WSOP-48, LGA-52, and BGA-63 packages
  • a standard mechanism for NAND chips to identify themselves and describe their capabilities (comparable to the Serial Presence Detection feature of SDRAM modules)
  • a standard command set for reading, writing, and erasing NAND flash
  • standard timing requirements for NAND flash
  • improved performance via a standard implementation of read cache and increased concurrency for NAND flash operations
  • improved data integrity by allowing optional error-correcting code (ECC) features

Version 2.0 in February 2008 defined an interface for rates greater than 133 MB/s, whereas the legacy NAND interface was limited to 50 MB/s.

Version 2.1 in January 2009 added features for higher rates of 166 MB/s and 200 MB/s, plus other enhancements to increase power, performance, and ECC capabilities. A verification product was announced in June 2009.[10]

Version 2.2 on October 2009 added: - Individual LUN reset - Enhanced program page register clear - New Icc specs and measurement LUN reset and page register clear enable more efficient operation in larger systems with many NAND devices, while the standardized Icc testing and definitions will provide simplified vendor testing and improved data consistency

Block Abstracted NAND[edit]

ONFI created the Block Abstracted NAND addendum specification to simplify host controller design by relieving the host of the complexities of ECC, bad block management, and other low-level NAND management tasks. The ONFI Block Abstracted NAND revision 1.1 specification adds the high speed source synchronous interface, which provides up to a 5X improvement in bandwidth compared with the traditional asynchronous NAND interface.[11]

NAND Connector[edit]

The NAND Connector Specification was ratified in April 2008. It specifies a standardized connection for NAND modules (similar to DRAM DIMMs) for use in applications like caching and solid-state drives (SSDs) in PC platforms.

Version 2.3 was published in August 2010. It included a protocol called EZ-NAND that hid ECC details.[12]

Version 3.0, published in March 2011, promoted a high-speed NAND Flash interface supporting transfer rates up to 400 MB/s. It required fewer chip-enable pins enabling more efficient printed circuit board routing.[13] A standard developed jointly with the JEDEC was published in October 2012.[14][15]

Version 3.2, published on July 23, 2013, raised the data rate to 533 MB/s.[16]

See also[edit]

References[edit]

  1. ^ "ONFI web site presentation page". ONFI.org. Retrieved 2010-07-31. 
  2. ^ a b "New Group Simplifies NAND Flash Integration". Press release (ONFI). May 9, 2006. Retrieved September 13, 2013. 
  3. ^ "ONFI FAQ page". ONFI.org. Retrieved 2010-07-31. 
  4. ^ a b c Huffman, Amber. "Open NAND Flash Interface: The First Wave of NAND Standardization". ONFI.org. Retrieved 2010-07-31. 
  5. ^ a b See section "The Curse of Similarity" in this white paper by Arun Kamat of Hynix: "Simplifying Flash Controller Design".
  6. ^ a b See this presentation by Amber Huffman and Michael Abraham of Micron.
  7. ^ Jim Cooke (September 25, 2006). "Simplify Your Flash-Memory Interface". Dr. Dobb's Journal. Retrieved September 13, 2013. 
  8. ^ Tony Smith (May 11, 2006). "Intel primes Flash standardisation push: Industry body formed to define common interface". The Register. Retrieved September 13, 2013. 
  9. ^ Tony Smith (January 22, 2007). "Vendors pledge to make Flash as easy to upgrade as RAM: Open Flash spec published". The Register. Retrieved September 13, 2013. 
  10. ^ "Perfectus Announces Industry’s First SystemVerilog-based OVM Tested ONFi Verification IP for ONFi 2.1 Specification". Press release. June 22, 2009. Retrieved September 13, 2013. 
  11. ^ "Block Abstracted NAND specification version 1.1". July 8, 2009. Retrieved September 13, 2013. 
  12. ^ Mark LaPedus (August 16, 2010). "NAND specification adds error correction". EE Times. Retrieved September 13, 2013. 
  13. ^ "ONFI specification version 3.0". March 15, 2011. Retrieved September 13, 2013. 
  14. ^ "JEDEC and the Open NAND Flash Interface Workgroup Publish NAND Flash Interface Interoperability Standard". Press release (JEDEC). November 6, 2012. Retrieved September 13, 2013. 
  15. ^ "NAND Flash Interface Interoperability: JEDSD230". October 30, 2012. Retrieved September 13, 2013. 
  16. ^ "ONFI Announces Publication of 3.2 Standard, Pushes Data Transfer Speeds to 533 MB/sec". Press release (ONFI). July 23, 2013. Retrieved September 13, 2013. 

External links[edit]