Program status word
|This article needs additional citations for verification. (August 2011)|
The Program status word (PSW) is an IBM System/360 architecture and successors control register which performs the function of a Status register and Program counter in other architectures, and more.
Although certain fields within the PSW may be tested or set by using non-privileged instructions, testing or setting the remaining fields may only be accomplished by using privileged instructions.
Contained within the PSW are certainly the zero (non-zero) and carry (borrow) flags and similar flags of other architectures' status registers, in this case encoded as a condition code with values from 0 to 15, representing the arithmetic sum of the four condition code bit values, 23 + 22 + 21 + 20.
The 64-bit PSW describes (among other things)
- Interrupt masks
- Privilege states
- Condition code
- Instruction address
In the early instances of the architecture (System/360 and early System/370), the instruction address was 24 bits; in later instances (late System/370), the instruction address was 31 bits plus a mode bit (24 bit addressing mode if zero; 31 bit addressing mode if one) for a total of 32 bits.
In the present instances of the architecture (z/Architecture), the instruction address is 64 bits and the PSW itself is 128 bits.
The PSW may be loaded by the LOAD PSW instruction (LPSW or LPSWE). Its contents may be examined with the Extract PSW instruction (EPSW).
- IBM System/360 Principles of Operation (PDF), EIGHTH EDITION, IBM, September, 1968, A22-6821-7.
- z/Architecture Principles of Operation (PDF), Tenth Edition, IBM, September, 2012, SA22-7832-09.
|This computer hardware article is a stub. You can help Wikipedia by expanding it.|
|This computer science article is a stub. You can help Wikipedia by expanding it.|