Resistor–transistor logic (RTL) is a class of digital circuits built using resistors as the input network and bipolar junction transistors (BJTs) as switching devices. RTL is the earliest class of transistorized digital logic circuit used; other classes include diode–transistor logic (DTL) and transistor–transistor logic (TTL). The concept had been used in early computers with electron tubes, and in RTL circuits constructed with discrete components, but in 1961 it became the first digital logic family to be produced as a monolithic integrated circuit. Such integrated circuits were used in the US space program in 1962.
A bipolar transistor switch is the simplest RTL gate (inverter or NOT gate) implementing logical negation. It consists of a common-emitter stage with a base resistor connected between the base and the input voltage source. The role of the base resistor is to expand the negligible transistor input voltage range (about 0.7 V) to the logical "1" level (about 3.5 V) by converting the input voltage into current. Its resistance is settled by a compromise: it is chosen low enough to saturate the transistor and high enough to obtain high input resistance. The role of the collector resistor is to convert the collector current into voltage; its resistance is chosen high enough to saturate the transistor and low enough to obtain low output resistance (high fan-out).
One-transistor RTL NOR gate
With two base resistors (R3 and R4) instead of one, the inverter becomes a two-input RTL NOR gate (see the figure on the right). The logical operation OR is performed by applying consecutively the two arithmetic operations addition and comparison (the input resistor network acts as a parallel voltage summer with equally weighted inputs and the next common-emitter transistor stage - as a voltage comparator with a threshold about 0.7 V). The equivalent resistance of all the resistors connected to logical "1" and the equivalent resistance of all the resistors connected to logical "0" form the two legs of a composed voltage divider driving the transistor. The base resistances and the number of the inputs are chosen (limited) so that only one logical "1" is sufficient to create base-emitter voltage exceeding the threshold and, as a result, saturating the transistor. If all the input voltages are low (logical "0"), the transistor is cut-off. The pull-down resistor R1 provides reliable cut-off of the transistor (it is not absolutely necessary in the case of a silicon transistor). The output is inverted since the voltage drop across the collector-emitter junction[not in citation given] of the transistor Q1 is taken as a grounded output instead the voltage drop across the floating collector resistor R2. Thus, the analog resistive network and the analog transistor stage perform the logic function NOR.[not in citation given]
Multi-transistor RTL NOR gate
The limitations of the one-transistor RTL NOR gate are overcome by the multi-transistor RTL implementation. It consists of a set of parallel-connected transistor switches driven by the logic inputs (see the figure on the right). In this configuration, the inputs are completely separated and the number of inputs is limited only by the small reverse saturation current of the cut-off transistors at output logical "1". The same idea was used later for building DCTL, ECL, some TTL (7450, 7460), NMOS and CMOS gates.
The primary advantage of RTL technology was that it used a minimum number of transistors. In circuits using discrete components, before integrated circuits, transistors were the most expensive component to produce. Early IC logic production (such as Fairchild's in 1961) used the same approach briefly, but quickly transitioned to higher-performance circuits such as diode–transistor logic and then transistor–transistor logic (starting 1963 at Sylvania), since diodes and transistors were no more expensive than resistors in the IC.
The disadvantage of RTL is its high power dissipation when the transistor is switched on, by current flowing in the collector and base resistors. This requires that more current be supplied to and heat be removed from RTL circuits. In contrast, TTL circuits with "totem-pole" output stage minimize both of these requirements.
Another limitation of RTL was its limited fan-in: 3 inputs being the limit for many circuit designs, before it completely lost usable noise immunity. It has a low noise margin. Lancaster says that integrated circuit RTL NOR gates (which have one transistor per input) may be constructed with "any reasonable number" of logic inputs, and gives an example of an 8-input NOR gate.
A standard integrated circuit RTL NOR gate can drive up to 3 other similar gates. Alternatively, it has enough output to drive up to 2 standard integrated circuit RTL "buffers", each of which can drive up to 25 other standard RTL NOR gates.
Speeding up RTL
Various companies applied the following speed-up methods to discrete RTL.
Transistor switching speed has increased steadily from the first transistorized computers through the present. The GE Transistor Manual (7th ed., p. 181, or 3rd ed., p. 97 or intermediate editions) recommends gaining speed by using higher-frequency transistors, or capacitors, or a diode from base to collector (parallel negative feedback) to prevent saturation.
Placing a capacitor in parallel with each input resistor decreases the time needed for a driving stage to forward-bias a driven stage's base-emitter junction. Engineers and technicians use “RCTL” (resistor capacitor transistor logic) to designate gates equipped with “speed-up capacitors.” The Lincoln Laboratory TX-0 computer's circuits included some RCTL. However, methods involving capacitors were unsuitable for integrated circuits.
Using a high collector supply voltage and diode clamping decreased collector-base and wiring capacitance charging time. This arrangement required diode clamping the collector to the design logic level. This method was also applied to discrete DTL (diode–transistor logic).
Another method that was familiar in discrete-device logic circuits used a diode and a resistor, a germanium and a silicon diode, or three diodes in a negative feedback arrangement. These diode networks known as various Baker clamps reduced the voltage applied to the base as the collector approached saturation. Because the transistor went less deeply into saturation, the transistor accumulated fewer stored charge carriers. Therefore, less time was required to clear stored charge during transistor turn off. A low-voltage diode arranged to prevent saturation of the transistor was applied to integrated logic families by using Schottky diodes, as in Schottky TTL.
- Resistor-Transistor Logic explains the basic RTL gates and gives some useful calculations
- IBM, IBM (1960). Transistor Component Circuits (PDF). Customer Engineering Manual of Instruction. IBM. Form 223-6889. Retrieved 2010-01-04.
The logical function is performed by the input resistor network and the invert function is accomplished by the common emitter transistor configuration...
- Apollo Guidance Computer schematics, Dwg. No. 2005011.
- David L. Morton Jr. and Joseph Gabriel (2007). Electronics: The Life Story of a Technology. JHU Press. ISBN 0-8018-8773-9.
- Donald E. Lancaster (1969). RTL cookbook. Bobbs-Merrill Co. (or Howard W Sams). ISBN 0-672-20715-X.
- Cleary, J. F. (ed.) (1958–1964). GE Transistor Manual (third through seventh editions ed.). General Electric, Semiconductor Products Department, Syracuse, NY.
- Fadiman, J. R. (1956). TX0 Computer Circuitry (PDF). MIT Lincoln Laboratory. Retrieved 2011-09-09.
- DEC, Flip_Chip (1967). The Digital Logic Handbook. Digital Equipment Corporation. Retrieved 2008-03-08.