Cannonlake

From Wikipedia, the free encyclopedia
  (Redirected from Skymont (microarchitecture))
Jump to: navigation, search
Cannonlake
Predecessor Skylake

Cannonlake (formerly Skymont) is Intel's codename for the 10 nanometer die shrink of Intel's Skylake microarchitecture, expected to be released in 2016. As a die shrink, Cannonlake is a "tick" in Intel's tick-tock execution plan as the next step in semiconductor fabrication.[1]

Cannonlake will be used in conjunction with Intel 200 Series chipsets, also known as Union Point. The platform as a whole will be named Union Bay.[1]

Roadmap[edit]

The main article for this category is Intel Tick-Tock.

Process nodes beyond that of Cannonlake's 10 nm are not clear,[2] although Intel development documents from Q3 2012 indicates 7 nm node may reach production around 2017, with 5 nm in 2019.[3] In 2009 Intel's former CEO Paul S. Otellini was quoted as saying that silicon is in its last decade as the base material of the CPU,[4] with replacement options such as Indium antimonide or optical computing.

See also[edit]

References[edit]