# TRIAC

TRIAC schematic symbol

TRIAC, from Triode for Alternating Current, is a genericized tradename for an electronic component that can conduct current in either direction when it is triggered (turned on), and is formally called a bidirectional triode thyristor or bilateral triode thyristor.

TRIACs are part of the thyristor family and are closely related to silicon-controlled rectifiers (SCR). However, unlike SCRs, which are unidirectional devices (that is, they can conduct current only in one direction), TRIACs are bidirectional and so current can flow in either direction. Another difference from SCRs is that TRIAC current flow can be enabled by either a positive or negative current applied to its gate electrode, whereas SCRs can be triggered only by current going into the gate. To create a triggering current, a positive or negative voltage has to be applied to the gate with respect to the MT1 terminal (otherwise known as A1).

Once triggered, the device continues to conduct until the current drops below a certain threshold called the holding current.

The bidirectionality makes TRIACs very convenient switches for alternating current circuits, also allowing them to control very large power flows with milliampere-scale gate currents. In addition, applying a trigger pulse at a controlled phase angle in an A.C. cycle allows control of the percentage of current that flows through the TRIAC to the load (phase control), which is commonly used, for example, in controlling the speed of low-power induction motors, in dimming lamps, and in controlling A.C. heating resistors.

## Physical operation

 Figure 1: Triggering modes. Quadrants II, I, III, IV, top left, top right, bottom left, bottom right respectively
 Figure 2: TRIAC semiconductor construction.

To explain how TRIACs work, one has to individually analyze the triggering in each one of the four quadrants. The four quadrants are illustrated in Figure 1, according to the voltage on the gate and the MT2 terminals with respect to the MT1 terminal. The MT1 and MT2 terminals are also commonly referred to as A1 and A2, respectively.[1]

The relative sensitivity depends on the physical structure of a particular triac, but as a rule, quadrant I is the most sensitive (least gate current required) and quadrant IV is the least sensitive (most gate current required).[clarification needed Why is Q-IV the least sensitive? See discussion]

In quadrants 1 and 2, MT2 is positive, and current flows from MT2 to MT1 through P, N, P and N layers. The N region attached to MT2 does not participate significantly. In quadrants 3 and 4, MT2 is negative, and current flows from MT1 to MT2, also through P, N, P and N layers. The N region attached to MT2 is active, but the N region attached to MT1 only participates in the initial triggering, not the bulk current flow.

In most applications, the gate current comes from MT2, so quadrants 1 and 3 are the only operating modes.

 Figure 3: Operation in Quadrant I
 Figure 4: Equivalent electric circuit for a triac in Q-I operation mode.

Quadrant I operation occurs when the gate and MT2 are positive with respect to MT1. Figure 1

The precise mechanism is illustrated in Figure 3. The gate current makes an equivalent NPN transistor switch on, which in turn draws current from the base of an equivalent PNP transitor, turning it on also. Part of the gate current (dotted line) is lost through the ohmic path across the p-silicon, flowing directly into MT1 without passing through the NPN transistor base. In this case, the injection of holes in the p-silicon makes the stacked n, p and n layers beneath MT1 behave like a NPN transistor, which turns on due to the presence of a current in its base. This, in turn, causes the p, n and p layers over MT2 to behave like a PNP transistor, which turns on because its n-type base becomes forward-biased with respect to its emitter, (MT2). Thus, the triggering scheme is the same as an SCR. The equivalent circuit is depicted in Figure 4.

However, the structure is different from SCRs. In particular, TRIAC always has a small current flowing directly from the gate to MT1 through the p-silicon without passing through the p-n junction between the base and the emitter of the equivalent NPN transistor. This current is indicated in Figure 3 by a dotted red line and it is the reason why a TRIAC needs more gate current to turn on than a comparably rated SCR.[2]

Generally, this quadrant is the most sensitive of the four. This is because it is the only quadrant where gate current is injected directly into the base of one of the main device transistors.[clarification needed Why is Q-I the most sensitive? See discussion]

 Figure 5: Operation in Quadrant II.

Quadrant II operation occurs when the gate is negative and MT2 is positive with respect to MT1. Figure 1

Figure 5 gives a graphical explanation of the triggering process. The turn-on of the device is three-fold and starts when the current from MT1 flows into the gate through the p-n junction under the gate. This switches on a structure composed by an NPN transistor and a PNP transistor, which has the gate as cathode (the turn-on of this structure is indicated by "1" in the figure). As current into the gate increases, the potential of the left side of the p-silicon under the gate rises towards MT1, since the difference in potential between the gate and MT2 tends to lower: this establishes a current between the left side and the right side of the p-silicon (indicated by "2" in the figure), which in turn switches on the NPN transistor under the MT1 terminal and as a consequence also the pnp transistor between MT2 and the right side of the upper p-silicon. So, in the end, the structure which is crossed by the major portion of the current is the same as Quadrant I operation ("3" in Figure 5).[2]

 Figure 6: Operation in Quadrant III.

Quadrant III operation occurs when the gate and MT2 are negative with respect to MT1. Figure 1

The whole process is outlined in Figure 6. The process happens in different steps here too. In the first phase, the pn junction between the MT1 terminal and the gate becomes forward-biased (step 1). As forward-biasing implies the injection of minority carriers in the two layers joining the junction, electrons are injected in the p-layer under the gate. Some of these electrons do not recombine and escape to the underlying n-region (step 2). This in turn lowers the potential of the n-region, acting as the base of a pnp transistor which switches on (turning the transistor on without directly lowering the base potential is called remote gate control). The lower p-layer works as the collector of this PNP transistor and has its voltage heightened: actually, this p-layer also acts as the base of an NPN transistor made up by the last three layers just over the MT2 terminal, which, in turn, gets activated. Therefore, the red arrow labeled with a "3" in Figure 6 shows the final conduction path of the current.[2]

 Figure 7: Operation in Quadrant IV.

Quadrant IV operation occurs when the gate is positive and MT2 is negative with respect to MT1. Figure 1

Triggering in this quadrant is similar to triggering in Quadrant III. The process uses a remote gate control and is illustrated in Figure 7. As current flows from the p-layer under the gate into the n-layer under MT1, minority carriers in the form of free electrons are injected into the p-region and some of them are collected by the underlying np-junction and pass into the adjoining n-region without recombining. As in the case of a triggering in Quadrant III, this lowers the potential of the n-layer and turns on the PNP transistor formed by the n-layer and the two p-layers next to it. The lower p-layer works as the collector of this PNP transistor and has its voltage heightened: actually, this p-layer also acts as the base of an NPN transistor made up by the last three layers just over the MT2 terminal, which, in turn, gets activated. Therefore, the red arrow labeled with a "3" in Figure 6 shows the final conduction path of the current.[2]

Generally, this quadrant is the least sensitive of the four[clarification needed Why is Q-IV the least sensitive? See discussion] In addition, some models of TRIACs cannot be triggered in this quadrant but only in the other three.

## Typical issues

There are some drawbacks one should know when using a TRIAC in a circuit. In this section, a few are summarized.

### Gate threshold current, latching current and holding current

A TRIAC starts conducting when a current flowing into or out of its gate is sufficient to turn on the relevant junctions in the quadrant of operation. The minimum current able to do this is called gate threshold current and is generally indicated by IGT. In a typical TRIAC, the gate threshold current is generally a few milliampères, but one has to take into account also that:

• IGT depends on the temperature: The higher the temperature, the higher the reverse currents in the blocked junctions. This implies the presence of more free carriers in the gate region, which lowers the gate current needed.
• IGT depends on the quadrant of operation, because a different quadrant implies a different way of triggering (see here). As a rule, the first quadrant is the most sensitive (i.e. requires the least current to turn on), whereas the fourth quadrant is the least sensitive.
• When turning on from an off-state, IGT depends on the voltage applied on the two main terminals MT1 and MT2. Higher voltage between MT1 and MT2 cause greater reverse currents in the blocked junctions requiring less gate current similar to high temperature operation. Generally, in datasheets, IGT is given for a specified voltage between MT1 and MT2.

When the gate current is discontinued, if the current flowing between the two main terminals is more than what is called the latching current, the device keeps conducting, otherwise the device might turn off. Latching current is the minimum that can make up for the missing gate current in order to keep the device internal structure latched. The value of this parameter varies with:

• gate current pulse (amplitude, shape and width)
• temperature
• control circuit (resistors or capacitors between the gate and MT1 increase the latching current because they steal some current from the gate before it can help the complete turn-on of the device)

In particular, if the pulse width of the gate current is sufficiently large (generally some tens of microseconds), the TRIAC has completed the triggering process when the gate signal is discontinued and the latching current reaches a minimum level called holding current. Holding current is the minimum required current flowing between the two main terminals that keeps the device on after it has achieved commutation in every part of its internal structure.

In datasheets, the latching current is indicated as IL, while the holding current is indicated as IH. They are typically in the order of some milliampères.

### Static dv/dt

A high dv/dt between MT2 and MT1 may turn on the TRIAC when it is off. Typical values of critical static dv/dt are in the terms of volts per microsecond.

The turn-on is due to a parasitic capacitive coupling of the gate terminal with the MT2 terminal, which lets currents flow into the gate in response to a large rate of voltage change at MT2. One way to cope with this limitation is to design a suitable RC or RCL snubber network. In many cases this is sufficient to lower the impedance of the gate towards MT1. By putting a resistor or a small capacitor (or both in parallel) between these two terminals, the capacitive current generated during the transient, flows out of the device without activating it. A careful reading of the application notes provided by the manufacturer and testing of the particular device model to design the correct network is in order. Typical values for capacitors and resistors between the gate and MT1 may be up to 100nF and 10Ω up to 1kΩ.[3] Normal TRIACs, except for low-power types marketed as sensitive gate,[4] already have such a resistor built-in to safeguard against spurious dv/dt triggering. It should be noted that this will mask the gate's supposed diode-type behaviour when testing a TRIAC with a multimeter.

In datasheets, the static dv/dt is usually indicated as $\left (\frac{\operatorname{d}v}{\operatorname{d}t}\right )_s$ and, as mentioned before, is in relation to the tendency of a TRIAC to turn on from the off state after a large voltage rate of rise even without applying any current in the gate.

### Critical di/dt

A high rate of rise of the current flowing between MT1 and MT2 (in either direction) when the device is turning on can damage or destroy the TRIAC even if the pulse duration is very short. The reason is that during the commutation, the power dissipation is not uniformly distributed across the device. When switching on, the device starts to conduct current before the conduction finishes to spread across the entire junction. The device typically starts to conduct the current imposed by the external circuitry after some nanoseconds or microseconds but the complete switch on of the whole junction takes a much longer time, so too swift a current rise may cause local hot spots that can permanently damage the TRIAC.

In datasheets, this parameter is usually indicated as $\frac{\operatorname{d}i}{\operatorname{d}t}$ and is typically in the order of the tens of ampère per microsecond.[1]

### Commutating dv/dt and di/dt

The commutating dv/dt rating applies when a TRIAC has been conducting and attempts to turn off with a partially reactive load, such as an inductor. The current and voltage are out of phase, so when the current decreases below the holding value, the triac attempts to turn off, but because of the phase shift between current and voltage, a sudden voltage step takes place between the two main terminals, which turns the device on again.

In datasheets, this parameter is usually indicated as $\left ( \frac{\operatorname{d}v}{\operatorname{d}t} \right ) _c$ and is generally in the order of up to some volts per microsecond.

The reason why commutating dv/dt is less than static dv/dt is that, shortly before the device tries to turn off, there is still some excess minority charge in its internal layers as a result of the previous conduction. When the TRIAC starts to turn off, these charges alter the internal potential of the region near the gate and MT1, so it is easier for the capacitive current due to dv/dt to turn on the device again.

Another important factor during a commutation from on-state to off-state is the di/dt of the current from MT1 to MT2. This is similar to the recovery in standard diodes: the higher the di/dt, the greater the reverse current. Because in the TRIAC there are parasitic resistances, a high reverse current in the p-n junctions inside it can provoke a voltage drop between the gate region and the MT1 region which may make the TRIAC stay turned on.

In a datasheet, the commutating di/dt is usually indicated as $\left ( \frac{\operatorname{d}i}{\operatorname{d}t} \right ) _c$ and is generally in the order of some ampères per microsecond.

The commutating dv/dt is very important when the TRIAC is used to drive a load with a phase shift between current and voltage, such as an inductive load. Suppose one wants to turn the inductor off: when the current goes to zero, if the gate is not fed, the TRIAC attempts to turn off, but this causes a step in the voltage across it due to the afore-mentioned phase shift. If the commutating dv/dt rating is exceeded, the device will not turn off.

## Snubber circuits

When used with inductive loads such as electric fans, care must be taken to assure that the TRIAC will turn off correctly at the end of each half-cycle of the AC power. Indeed, TRIACs can be very sensitive to high values of dv/dt between MT1 and MT2, so a phase shift between current and voltage (as in the case of an inductive load) leads to sudden voltage step that can make the device turn on in an unwanted manner.[2]

Unwanted turn-ons can be avoided by using a snubber circuit (usually of the RC or RCL type) between MT1 and MT2. Snubber circuits are also used to prevent premature triggering, caused for example by voltage spikes in the mains supply.

Because turn-ons are caused by internal capacitive currents flowing into the gate as a consequence of a high voltage dv/dt, a gate resistor or capacitor (or both in parallel) may be connected between the gate and MT1 to provide a low-impedance path to MT1 and further prevent false triggering. This, however, increases the required trigger current or adds latency due to capacitor charging. On the other hand, a resistor between the gate and MT1 helps draw leakage currents out of the device, thus improving the performance of the TRIAC at high temperature, where the maximum allowed dv/dt is lower. Values of resistors less than 1kΩ and capacitors of 100nF are generally suitable for this purpose, although the fine-tuning should be done on the particular device model.[3]

For higher-powered, more-demanding loads, two SCRs in inverse parallel may be used instead of one TRIAC. Because each SCR will have an entire half-cycle of reverse polarity voltage applied to it, turn-off of the SCRs is assured, no matter what the character of the load. However, due to the separate gates, proper triggering of the SCRs is more complex than triggering a TRIAC.

In addition to commutation, a TRIAC may also not turn on reliably with non-resistive loads if the phase shift of the current prevents achieving holding current at trigger time. To overcome that, pulse trains may be used to repeatedly try to trigger the TRIAC until it finally turns on. The advantage is that the gate current does not need to be maintained throughout the entire conduction angle, which can be beneficial when there is only limited drive capability available.

## Application

Typical use as a dimmer

Low power TRIACs are used in many applications such as light dimmers, speed controls for electric fans and other electric motors, and in the modern computerized control circuits of many household small and major appliances.

## Example data

Some typical TRIAC specifications[5][6]
Variable name Parameter Typical value Unit
$V_{gt}$ Gate threshold voltage 1.5 V
$I_{gt}$ Gate threshold current 10–50 mA
$V_{drm}$ Repetitive peak off-state forward voltage 600–800 V
$V_{rrm}$ Repetitive peak off-state reverse voltage 600–800 V
$I_{t}$ RMS on-state current 4–40 A
$I_{tsm}$ On-state current, non-repetitive peak 100–270 A
$V_{t}$ On-state forward voltage 1.5 V

A TRIAC which can only operate in quadrants I through III, and cannot be triggered in quadrant IV, has improved turn-off (commutation) characteristics.

These devices are made specifically for improved commutation when controlling a highly-inductive load, such as a motor or solenoid, an application where normal TRIACs have problems due to high voltage/current angles; as soon as they turn off due to the current falling to zero, they experience a voltage spike which can turn them back on again. Most TRIACs' commutation with inductive loads can be improved by use of a snubber network, but these components are often designed to be able to dispense with need for such a circuit. This improvement is achieved at the expense of the ability to trigger the device in the 4th quadrant (negative voltage and positive gate current). However, this is usually no problem, because this trigger mode is seldom used since even normal TRIACs are least sensitive there.

The first were marketed by Thomson Semiconductors (now ST Microelectronics) under the name Alternistor, and now sells additional models under the trademark "SNUBBERLESS".

Littelfuse also uses the name "Alternistor". NXP Semiconductors calls them "High commutation" (Hi-Com) TRIACs.