|WikiProject Electronics||(Rated Start-class, Low-importance)|
I think that the use of open collector in TTL logic should be mentioned as one of the relevant applications
A picture would be nice too.
Link with Open Drain
I think this article might benefit from some connection with the entry on Open drain. See also the talk page for that article. Mystic Pixel 03:45, 24 October 2006 (UTC) n,n,n, —Preceding unsigned comment added by 126.96.36.199 (talk) 10:12, 6 May 2009 (UTC)
No definition provided
Definition too restrictive
There's no reason to categorize the open-collector or open-drain as an output in only digital logic. I've added a plug to that hole in the two articles, but I don't know how to change the categorization or the description immediately following the subject. Python2k (talk) 16:39, 19 April 2008 (UTC)
Picture is simply wrong
I can't fix it right now, but I wanted to leave a note -- the current version of the picture in this article is simply wrong. The lead with the arrow represents the emitter (not the collector, as it's currently labeled!) Mystic Pixel 10:57, 4 December 2007 (UTC)
||This article may be too technical for most readers to understand. (September 2010)|
Another confusing picture
Please have a look at this images's caption, as used in the current version of this article.
On the image's page, the summary says:
"A logic bus with an external pull-up resistor. Note the * indicating open-collector/open-drain NAND gates."
- The "wired-AND" portion of the circuit is the direct connection of the outputs of the two open-collector gates. Those gates in the example happen to be NAND gates, but they could be any gate. Although in chip design it is likely they'd be NANDs, for the sake of simplicity it might be less confusing if the example gates were different (e.g. an AND and an OR). Mesdale (talk) 15:07, 16 March 2012 (UTC)
Open drain / open collector is naturally inverting. "ON", or logic 1, is when the output is activated. That means that the output is connected to ground - and so, with a pull-up resistor, an AND acts like a NAND. It gets confusing, no? To get real AND values out of an open drain device you need to use the inverted version, so showing an open collector NAND gate gives the logical functionality of an AND gate. Ergo, an OC-NAND is the correct gate to show for AND logic. Majenko (talk) 21:47, 11 June 2014 (UTC)
Hyphen, or not?
In the MOSFET section: "Such weak pullups, often on the order of 100 kΩ, reduce power usage by keeping input signals from floating. External pullups are stronger (perhaps 3 kΩ) to reduce signal rise times (like with I²C) or to minimize noise (like on system RESET inputs)."