Template:CPU technologies
From Wikipedia, the free encyclopedia
Jump to:
navigation
,
search
v
t
e
CPU technologies
Architecture
Harvard
Modified Harvard
von Neumann
Dataflow
Comparison
Instruction set
CISC
EDGE
EPIC
MISC
OISC
RISC
VLIW
NISC
ZISC
Word size
1-bit
4-bit
8-bit
9-bit
10-bit
12-bit
15-bit
16-bit
18-bit
22-bit
24-bit
25-bit
26-bit
27-bit
31-bit
32-bit
33-bit
34-bit
36-bit
39-bit
40-bit
48-bit
50-bit
60-bit
64-bit
128-bit
256-bit
variable
Pipeline
Instruction pipelining
In-order & out-of-order execution
Branch predictor
Register renaming
Speculative execution
Hazards
Bubble
Parallel level
Bit
Instruction
(
Scalar
Superscalar
)
Data
(
Vector
)
Task
Threads
Multithreading
Simultaneous multithreading
Hyper-threading
Super-threading
Flynn's taxonomy
SISD
SIMD
MISD
MIMD
(
SPMD
)
Types
Digital signal processor
Microcontroller
System on a chip
Cellular
Components
Arithmetic logic unit
Barrel shifter
Floating-point unit
Back-side bus
Multiplexer
Demultiplexer
Registers
Memory management unit
Translation lookaside buffer
Cache
Register file
Microcode
Control unit
Clock rate
Power management
APM
ACPI
Dynamic frequency scaling
Dynamic voltage scaling
Clock gating
See also
[
edit
]
{{
Computer bus
}}
{{
Parallel computing
}}
{{
Computer architecture bit widths
}}
Categories
:
Computer hardware templates
Hidden categories:
Navboxes using background colours
Navigation menu
Personal tools
Create account
Log in
Namespaces
Template
Talk
Variants
Views
Read
Edit
View history
Actions
Search
Navigation
Main page
Contents
Featured content
Current events
Random article
Donate to Wikipedia
Interaction
Help
About Wikipedia
Community portal
Recent changes
Contact Wikipedia
Toolbox
What links here
Related changes
Upload file
Special pages
Permanent link
Page information
Languages
العربية
Беларуская
Eesti
فارسی
Français
한국어
Bahasa Indonesia
Magyar
Bahasa Melayu
日本語
Русский
中文
Edit links