Transistor count
The transistor count of a device is the number of transistors in the device. Transistor count is the most common measure of integrated circuit complexity. According to Moore's Law, the transistor count of the integrated circuits doubles every two years. On most modern microprocessors, the majority of transistors are contained in caches.
As of 2012, the highest transistor count in a commercially available CPU is over 2.5 billion transistors, in Intel's 10-core Xeon Westmere-EX. Xilinx currently holds the "world-record" for an FPGA containing 6.8 billion transistors.
Contents |
Transistor count [edit]
Microprocessors [edit]
A microprocessor incorporates the functions of a computer's central processing unit on a single integrated circuit. It is a multipurpose, programmable device that accepts digital data as input, processes it according to instructions stored in its memory, and provides results as output.
| Processor | Transistor count | Date of introduction | Manufacturer | Process | Area |
|---|---|---|---|---|---|
| Intel 4004 | 2,300 | 1971 | Intel | 10 µm | 12 mm² |
| Intel 8008 | 3,500 | 1972 | Intel | 10 µm | 14 mm² |
| MOS Technology 6502 | 3,510[citation needed] | 1975 | MOS Technology | 8 μm | 21 mm² |
| Motorola 6800 | 4,100 | 1974 | Motorola | 6 μm | 16 mm² |
| Intel 8080 | 4,500 | 1974 | Intel | 6 μm | 20 mm² |
| RCA 1802 | 5,000 | 1974 | RCA | 5 μm | 27 mm² |
| Intel 8085 | 6,500 | 1976 | Intel | 3 μm | 20 mm² |
| Zilog Z80 | 8,500 | 1976 | Zilog | 4 μm | 18 mm² |
| Motorola 6809 | 9,000 | 1978 | Motorola | 5 μm | 21 mm² |
| Intel 8086 | 29,000 | 1978 | Intel | 3 μm | 33 mm² |
| Intel 8088 | 29,000 | 1979 | Intel | 3 μm | 33 mm² |
| Intel 80186 | 55,000 | 1982 | Intel | 3 μm | |
| Motorola 68000 | 68,000 | 1979 | Motorola | 4 μm | 44 mm² |
| Intel 80286 | 134,000 | 1982 | Intel | 1.5 µm | 49 mm² |
| Intel 80386 | 275,000 | 1985 | Intel | 1.5 µm | 104 mm² |
| Intel 80486 | 1,180,235 | 1989 | Intel | 1 µm | 173 mm² |
| Pentium | 3,100,000 | 1993 | Intel | 0.8 µm | 294 mm² |
| Pentium Pro | 5,500,000[1] | 1995 | Intel | 0.5 µm | 307 mm² |
| AMD K5 | 4,300,000 | 1996 | AMD | 0.5 µm | 251 mm² |
| Pentium II | 7,500,000 | 1997 | Intel | 0.35 µm | 195 mm² |
| AMD K6 | 8,800,000 | 1997 | AMD | 0.35 µm | 162 mm² |
| Pentium III | 9,500,000 | 1999 | Intel | 0.25 µm | 128 mm² |
| AMD K6-III | 21,300,000 | 1999 | AMD | 0.25 µm | 118 mm² |
| AMD K7 | 22,000,000 | 1999 | AMD | 0.25 µm | 184 mm² |
| Pentium 4 | 42,000,000 | 2000 | Intel | 180 nm | 217 mm² |
| Atom | 47,000,000 | 2008 | Intel | 45 nm | 24 mm² |
| Barton | 54,300,000 | 2003 | AMD | 130 nm | 101 mm² |
| AMD K8 | 105,900,000 | 2003 | AMD | 130 nm | 193 mm² |
| Itanium 2 McKinley | 220,000,000 | 2002 | Intel | 180 nm | 421 mm² |
| Cell | 241,000,000 | 2006 | Sony/IBM/Toshiba | 90 nm | 221 mm² |
| Core 2 Duo | 291,000,000 | 2006 | Intel | 65 nm | 143 mm² |
| Itanium 2 Madison 6M | 410,000,000 | 2003 | Intel | 130 nm | 374 mm² |
| AMD K10 quad-core 2M L3 | 463,000,000[2] | 2007 | AMD | 65 nm | 283 mm² |
| AMD K10 quad-core 6M L3 | 758,000,000[2] | 2008 | AMD | 45 nm | 258 mm² |
| Itanium 2 with 9MB cache | 592,000,000 | 2004 | Intel | 130 nm | 432 mm² |
| Core i7 (Quad) | 731,000,000 | 2008 | Intel | 45 nm | 263 mm² |
| POWER6 | 789,000,000 | 2007 | IBM | 65 nm | 341 mm² |
| Six-Core Opteron 2400 | 904,000,000 | 2009 | AMD | 45 nm | 346 mm² |
| 16-Core SPARC T3 | 1,000,000,000[3] | 2010 | Sun/Oracle | 40 nm | 377 mm² |
| Quad-Core + GPU Core i7 | 1,160,000,000 | 2011 | Intel | 32 nm | 216 mm² |
| Six-Core Core i7 (Gulftown) | 1,170,000,000 | 2010 | Intel | 32 nm | 240 mm² |
| 8-core POWER7 32M L3 | 1,200,000,000 | 2010 | IBM | 45 nm | 567 mm² |
| 8-Core AMD Bulldozer | 1,200,000,000[4] | 2012 | AMD | 32nm | 315 mm² |
| Quad-Core + GPU AMD Trinity | 1,303,000,000 | 2012 | AMD | 32 nm | 246 mm² |
| Quad-core z196[5] | 1,400,000,000 | 2010 | IBM | 45 nm | 512 mm² |
| Quad-Core + GPU Core i7 | 1,400,000,000 | 2012 | Intel | 22 nm | 160 mm² |
| Dual-Core Itanium 2 | 1,700,000,000[6] | 2006 | Intel | 90 nm | 596 mm² |
| Six-Core Xeon 7400 | 1,900,000,000 | 2008 | Intel | 45 nm | 503 mm² |
| Quad-Core Itanium Tukwila | 2,000,000,000[7] | 2010 | Intel | 65 nm | 699 mm² |
| 8-core POWER7+ 80M L3 | 2,100,000,000 | 2012 | IBM | 32 nm | 567 mm² |
| Six-Core Core i7/8-Core Xeon E5 (Sandy Bridge-E/EP) |
2,270,000,000 [8] | 2011 | Intel | 32 nm | 434 mm² |
| 8-Core Xeon Nehalem-EX | 2,300,000,000[9] | 2010 | Intel | 45 nm | 684 mm² |
| 10-Core Xeon Westmere-EX | 2,600,000,000 | 2011 | Intel | 32 nm | 512 mm² |
| Six-core zEC12 | 2,750,000,000 | 2012 | IBM | 32 nm | 597 mm² |
| 8-Core Itanium Poulson | 3,100,000,000 | 2012 | Intel | 32 nm | 544 mm² |
| 62-Core Xeon Phi | 5,000,000,000 | 2012 | Intel | 22 nm |
GPUs [edit]
A graphics processing unit (GPU) is a specialized electronic circuit designed to rapidly manipulate and alter memory to accelerate the building of images in a frame buffer intended for output to a display.
| Processor | Transistor count | Date of introduction | Manufacturer | Process | Area |
|---|---|---|---|---|---|
| NV3 | 3,500,000 | 1997 | NVIDIA | 350 nm | 90 mm² |
| Rage 128 | 8,000,000 | 1999 | AMD | 250 nm | 70 mm² |
| NV5 | 15,000,000 | 1999 | NVIDIA | 250 nm | |
| NV10 | 17,500,000 | 1999 | NVIDIA | 220 nm | 111 mm² |
| NV11 | 20,000,000 | 2000 | NVIDIA | 180 nm | 65 mm² |
| NV15 | 25,000,000 | 2000 | NVIDIA | 180 nm | 81 mm² |
| R100 | 30,000,000 | 2000 | AMD | 180 nm | 97 mm² |
| NV20 | 57,000,000 | 2001 | NVIDIA | 150 nm | 128 mm² |
| R200 | 60,000,000 | 2001 | AMD | 150 nm | 68 mm² |
| NV25 | 63,000,000 | 2002 | NVIDIA | 150 nm | 142 mm² |
| R300 | 107,000,000 | 2002 | AMD | 150 nm | 218 mm² |
| R360 | 117,000,000 | 2003 | AMD | 150 nm | 218 mm² |
| NV38 | 135,000,000 | 2003 | NVIDIA | 130 nm | 207 mm² |
| R480 | 160,000,000 | 2004 | AMD | 130 nm | 297 mm² |
| NV40 | 222,000,000 | 2004 | NVIDIA | 130 nm | 305 mm² |
| G70 | 303,000,000 | 2005 | NVIDIA | 110 nm | 333 mm² |
| R520 | 321,000,000 | 2005 | AMD | 90 nm | 288 mm² |
| R580 | 384,000,000 | 2006 | AMD | 90 nm | 352 mm² |
| G80 | 681,000,000 | 2006 | NVIDIA | 90 nm | 480 mm² |
| R600 Pele | 700,000,000 | 2007 | AMD | 80 nm | 420 mm² |
| G92 | 754,000,000 | 2007 | NVIDIA | 65 nm | 324 mm² |
| RV790XT Spartan | 959,000,000[10] | 2008 | AMD | 55 nm | 282 mm² |
| GT200 Tesla | 1,400,000,000[11] | 2008 | NVIDIA | 55 nm | 576 mm² |
| Cypress RV870 | 2,154,000,000[12] | 2009 | AMD | 40 nm | 334 mm² |
| Cayman RV970 | 2,640,000,000 | 2010 | AMD | 40 nm | 389 mm² |
| GF100 Fermi | 3,200,000,000[13] | Mar 2010 | NVIDIA | 40 nm | 526 mm² |
| GF110 Fermi | 3,000,000,000[13] | Nov 2010 | NVIDIA | 40 nm | 520 mm² |
| GK104 Kepler | 3,540,000,000[14] | 2012 | NVIDIA | 28 nm | 294 mm² |
| Tahiti RV1070 | 4,312,711,873[15] | 2011 | AMD | 28 nm | 365 mm² |
| GK110 Kepler | 7,080,000,000[16] | 2012 | NVIDIA | 28 nm | 561 mm² |
FPGA [edit]
A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing.
| FPGA | Transistor count | Date of introduction | Manufacturer | Process | Area |
|---|---|---|---|---|---|
| Virtex | ~70,000,000 | 1997 | Xilinx | ||
| Virtex-E | ~200,000,000 | 1998 | Xilinx | ||
| Virtex-II | ~350,000,000 | 2000 | Xilinx | 130 nm | |
| Virtex-II PRO | ~430,000,000 | 2002 | Xilinx | ||
| Virtex-4 | 1,000,000,000 | 2004 | Xilinx | 90 nm | |
| Virtex-5 | 1,100,000,000[17] | 2006 | Xilinx | 65 nm | |
| Stratix IV | 2,500,000,000[18] | 2008 | Altera | 40 nm | |
| Stratix V | 3,800,000,000[19] | 2011 | Altera | 28 nm | |
| Virtex-7 | 6,800,000,000[20] | 2011 | Xilinx | 28 nm |
Logic functions [edit]
Transistor count for generic logic functions is based on static CMOS implementation.[21]
| Function | Transistor count |
|---|---|
| NOT | 2 |
| BUF | 4 |
| NAND 2-input | 4 |
| NOR 2-input | 4 |
| AND 2-input | 6 |
| OR 2-input | 6 |
| NAND 3-input | 6 |
| NOR 3-input | 6 |
| XOR 2-input | 6 |
| XNOR 2-input | 8 |
| MUX 2-input with TG | 6 |
| MUX 4-input with TG | 18 |
| NOT MUX 2-input | 8 |
| MUX 4-input | 24 |
| Adder full | 28 |
| Latch, D gated | 8 |
| Flip-flop, edge triggered dynamic D with reset | 12 |
Memory [edit]
Semiconductor memory is an electronic data storage device, often used as computer memory, implemented on integrated circuit.
| This section requires expansion. (January 2013) |
Parallel systems [edit]
Historically, each processing element in earlier parallel systems—like all CPUs of that time—was a serial computer built out of multiple chips. As transistor counts per chip increases, each processing element could be built out of fewer chips, and then later each multi-core processor chip could contain more processing elements.[22]
Goodyear MPP: (1983?) 8 pixel processors per chip, 3,000 to 8,000 transistors per chip.[22]
Brunel University Scape (single-chip array-processing element): (1983) 256 pixel processors per chip, 120,000 to 140,000 transistors per chip.[22]
Cell Broadband Engine: (2006) 9 cores per chip, 234 million transistors per chip.[23]
References [edit]
- ^ PC Guide Intel Pentium Pro ("P6")
- ^ a b [1]
- ^ Sun's 1 billion-transistor, 16-core Niagara 3 processor
- ^ "Intel's Atom Architecture: The Journey Begins". AnandTech. Retrieved 4 April 2010.
- ^ IBM to Ship World's Fastest Microprocessor
- ^ PRESS KIT - Dual-Core Intel Itanium Processor
- ^ "Itanium Tukwila." AFP. February 5, 2008. Retrieved on February 5, 2008.
- ^ Intel Core i7-3960X Review: Sandy Bridge-E And X79 Express
- ^ "Intel Previews Intel Xeon 'Nehalem-EX' Processor." May 26, 2009. Retrieved on May 28, 2009.
- ^ The Radeon HD 4850 & 4870: AMD Wins at $199 and $299
- ^ NVIDIA's 1.4 Billion Transistor GPU: GT200 Arrives as the GeForce GTX 280 & 260
- ^ Radeon 5870 specifications
- ^ a b [2]
- ^ [3]
- ^ AMD Radeon HD 7970
- ^ [4]
- ^ "Taiwan Company UMC Delivers 65nm FPGAs to Xilinx." SDA-ASIA Thursday, 9 November 2006.
- ^ "Altera's new 40nm FPGAs - 2.5 billion transistors!"
- ^ [5]" Altera unveils 28-nm Stratix V FPGA family. April 20, 2010. Retrieved on April 20, 2010.
- ^ "Xilinx Announces world’s highest capacity FPGA." October 25, 2011. Retrieved on October 25, 2011.
- ^ Jan M. Rabaey, Digital Integrated Circuits, Fall 2001: Course Notes, Chapter 6: Designing Combinatorial Logic Gates in CMOS, retrieved 27 October 2012.
- ^ a b c "Image processor handles 256 pixels simultaneously" by Kevin Smith "Electronics" magazine 1983 Aug 11
- ^ "Cell chip: Hit or hype?" by Michael Kanellos 2005