VIPER microprocessor

From Wikipedia, the free encyclopedia

VIPER is a 32-bit microprocessor design created by Royal Signals and Radar Establishment (RSRE) in the 1980s, intended to be used in safety-critical systems such as avionics.[1] It was the first commercial microprocessor design to be formally proven correct, although there was some controversy surrounding this claim and the definition of proof.[2]

The design was completed in 1987 and implemented initially by RSRE in a gate array. Marconi Electronics subsequently licensed the design, implementing it as the MAS1908 VIPER-1, fabricated using CMOS and silicon-on-sapphire technologies, being packaged as a 120-pin grid array product.[3]

Architecturally, VIPER is a 32-bit processor supporting 20-bit word-oriented addressing of memory and of "I/O space" (and thus 4 megabytes of each). Although employing a uniform instruction layout suggestive of RISC architectures, instruction execution times vary from 6 to 26 clock cycles, in contrast to a throughput of one instruction per cycle sought by conventional RISC architectures.[3]

A safety critical programming language named Newspeak was designed by Ian Currie of RSRE in 1984 for use with VIPER. Its principal characteristic was that all exceptional behaviour in programs must be dealt with at compile time.[4][5]

References[edit]

  1. ^ Churchley, Andrew (1991-11-30). Microprocessor Based Protection Systems. Springer. p. 64. ISBN 9781851666119. Retrieved 23 July 2012.
  2. ^ MacKenzie, Donald (8 August 1991). "The fangs of the VIPER". Nature. 352 (6335): 467–468. Bibcode:1991Natur.352..467M. doi:10.1038/352467a0. S2CID 26182166.
  3. ^ a b Pountain, Dick (July 1988). "Fast Track Vs. Failsafe". BYTE. pp. 305–309. Retrieved 24 August 2020.
  4. ^ Currie, I.F. (July 1986). "NewSpeak: an unexceptional language". Software Engineering Journal. 1 (4): 170–176. doi:10.1049/sej.1986.0027. ISSN 0268-6961.
  5. ^ Cullyer, W.J. (2012-12-06). "Implementing Safety Critical Systems: The VIPER Microprocessor". VLSI Specification, Verification and Synthesisn. By Birtwistle, Graham; Subrahmanyam, P. A. pp. 1–18. ISBN 9781461320074.

External links[edit]