In semiconductor fabrication, the International Technology Roadmap for Semiconductors (ITRS) defines the 10 nanometer (10 nm) node as the technology node following the 14 nm node. "10 nm class" denotes chips made using process technologies between 10 and 20 nanometers.
The ITRS' original naming of this technology node was "11 nm". According to the 2007 edition of the roadmap, by the year 2022, the half-pitch (i.e., half the distance between identical features in an array) for a DRAM should be 11 nm. Pat Gelsinger, at the time serving as Intel's Chief Technology Officer, claimed in 2008 that Intel saw a 'clear way' towards the 10 nm node. At the 11 nm node, Intel expected (in 2006) to be using a half-pitch of around 21 nm, in 2015, Nvidia's chief scientist, William Dally, claimed (in 2009) that they would also reach 11 nm semiconductors in 2015, a transition he claimed would be facilitated principally through new electronic design automation tools.
While the roadmap has been based on the continuing extension of CMOS technology, even this roadmap does not guarantee that silicon-based CMOS will extend that far. This is to be expected, since the gate length for this node may be smaller than 6 nm, and the corresponding gate dielectric thickness would scale down to a monolayer or even less. Scientists have estimated that transistors at these dimensions are significantly affected by quantum tunnelling. As a result, non-silicon extensions of CMOS, using III-V materials or Carbon nanotube/nanowires, as well as non-CMOS platforms, including molecular electronics, spin-based computing, and single-electron devices, have been proposed. Hence, this node marks the practical beginning of nanoelectronics.
The extensive use of ultra-low-k dielectrics (such as spin-on polymers or other porous materials) means that conventional photolithography, etch, or even chemical-mechanical polishing processes are unlikely to be used, because these materials contain a high density of voids and gaps. At the ~10 nm scale, quantum tunneling (especially through gaps) becomes a significant phenomenon. Controlling gaps on these scales by means of electromigration can produce interesting electrical properties.
Quantum tunneling may be advantageous if its effect on device behavior can be understood, and exploited, in the design. Future transistors may have insulating channels. An electron wave function decays exponentially in a "classically forbidden" region at a rate that can be controlled by the gate voltage. Interference effects are also possible; Alternate option is in heavier mass semiconducting channels. Photoemission electron microscopy (PEEM) data has been used to show that low energy electrons ~1.35 eV could travel as far as ~15 nm in SiO2, despite an average measured attenuation length of 1.18 nm.
Technology demos and pre-production.
As of mid 2016 Semiconductor business Intel, and foundries at TSMC, and Samsung were all expected to ship or begin volume production of 10nm devices in the first quarter of 2017, with foundry customers for 2017 including Qualcomm (Snapdragon 830) at Samsung, and Apple Inc and MediaTek at TSMC.
- Edward Jones, AMD Zen: A serious challenge to Intel?, retrieved on 27 June, 2016. Channel Pro
- Damon Poeter. "Intel's Gelsinger Sees Clear Path To 10nm Chips". Archived from the original on 2009-06-22. Retrieved 2009-06-20.
- "MIT: Optical lithography good to 12 nanometers". Archived from the original on 2009-06-22. Retrieved 2009-06-20.
- Borodovsky, Y. (2006). "Marching to the beat of Moore's Law". Proc. SPIE. 6153. doi:10.1117/12.655176.
- "Nvidia Chief Scientist: 11nm Graphics Chips with 5000 Stream Processors Due in 2015". XBit Labs. July 30, 2009. Archived from the original on 2009-09-03. Retrieved 2009-08-27.
- Who will lead at 10nm?
- SEMICON West - Lithography Challenges and Solutions
- J. Word et al., Proc. SPIE 6925 (2008).[full citation needed][not in citation given]
- Intel extending ArF lithography Archived July 14, 2011, at the Wayback Machine.
- "Intel scientists find wall for Moore's Law". ZDNet. December 1, 2003.
- Naitoh, Y.; et al. (2007). "New Nonvolatile Memory Effect Showing Reproducible Large Resistance Ratio Employing Nano-gap Gold Junction". MRS Symposium Proceedings. 997: 0997–I04–08. doi:10.1557/PROC-0997-I04-08.
- Kayashima, S.; et al. (2007). "Control of Tunnel Resistance of Nanogaps by Field-Emission-Induced Electromigration". Jap. J. Appl. Phys. 46 (36–40): L907–909. doi:10.1143/JJAP.46.L907.
- Ahmed, Khaled; Schuegraf, Klaus (November 2011). "Transistor Wars: Rival architectures face off in a bid to keep Moore's Law alive". IEEE Spectrum: 50.
- Mehrotra, S.; et al. (2013). "Engineering Nanowire n-MOSFETs at Lg < 8 nm". Preprint. arXiv:.
- Ballarotto, V. W.; et al. (2002). "Photoelectron emission microscopy of ultrathin oxide covered devices". JVST B. 20 (6): 2514–2518. doi:10.1116/1.1525007.
- "TSMC Launching 10 nm FinFET Process In 2016, 7nm In 2017". 19 April 2015. Retrieved 25 May 2015.
- "Samsung vows to start 10nm chip production in 2016". 23 May 2015. Retrieved 16 July 2015.
- Pirzada, Usman (Aug 2016), "Intel Starts Up 10nm Factory – Trial Production Will Begin This Quarter, 10nm Canonnonlake Processors On Track For 2H 2017", wccftech.com
- Manners, David, "10nm Lines Up For Q1.", www.electronicsweekly.com
|CMOS manufacturing processes||Succeeded by