||This article needs additional citations for verification. (November 2015)
The ARM Cortex-A53 is a microarchitecture implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings. The Cortex-A53 is a superscalar processor, capable of dual-issuing some instructions. It is available as SIP core to licensees, and is marketed by ARM as either a stand-alone, more energy-efficient alternative to the more powerful Cortex-A57 microarchitecture, or to be used alongside a more powerful microarchitecture in a big.LITTLE configuration.
- 8-stage pipelined processor with 2-way superscalar, in-order execution pipeline
- DSP and NEON SIMD extensions are mandatory per core
- VFPv4 Floating Point Unit onboard (per core)
- Hardware virtualization support
- TrustZone security extensions
- 64-byte cache lines
- 10-entry L1 TLB, and 512-entry L2 TLB
- 4 KiB conditional branch predictor, 256-entry indirect branch predictor
ARM Cortex-A53 processor has been used in Raspberry Pi 3 since February 2016.
The Cortex-A53 is also used in the Qualcomm Snapdragon 410, 421, 415, 425, 427, 430, 435, 610, 615, 616, 617, 625, 626, 650, 652, 653, 810, 808 and 835.
ARM Cortex-A53 processor is also used in the ODROID-C2.
Another notable Cortex-A53 application is a Pine A64/A64+ single-board computer