Advanced Synchronization Facility
This article has multiple issues. Please help to improve it or discuss these issues on the talk page. (Learn how and when to remove these template messages)
Advanced Synchronization Facility (ASF) is a proposed extension to the x86-64 instruction set architecture that adds hardware transactional memory support. It was introduced by AMD; the latest specification was dated March 2009. As of October 2013[update], it was still in the proposal stage. No released microprocessors implement the extension.
ASF provides the capability to start, end and abort transactional execution and to mark CPU cache lines for protected memory access in transactional code regions. It contains four new instructions—
RELEASE—and turns the otherwise invalid
PREFETCHW instructions into valid ones inside transactional code regions. Up to 256 levels of nested transactional code regions is supported.
COMMIT instructions mark the start and end of a transactional code region. Inside transactional code regions, the
MOVx reg/xmm, mem,
PREFETCHW instructions can mark up to four cache lines for protected memory access. Accesses from other processor cores to the protected cache lines result in exceptions, which in turn cause transaction aborts. Stores to protected cache lines must be performed using the
LOCK MOVx mem, reg/imm/xmm instructions. Marked cache lines can be released from protection with the
RELEASE instruction. Transaction aborts generated by hardware or explicitly requested through the
ABORT instruction rolls back modifications to the protected cache lines and restarts execution from the instruction following the top-level
- Transactional Synchronization Extensions, Intel's competing technology first implemented in Haswell-based microprocessors
- "Advanced Synchronization Facility Proposed Architectural Specification" (PDF). AMD. Mar 2009. Retrieved 2013-10-27.
- "AMD 'Advanced Synchronization Facility' Proposal". AMD. Archived from the original on 2013-11-13. Retrieved 2013-10-27.