Beyond CMOS

From Wikipedia, the free encyclopedia
Jump to navigation Jump to search

Beyond CMOS refers to the possible future digital logic technologies beyond the CMOS scaling limits[1][2][3][4] which limits device density and speeds due to heating effects.[5]

Beyond CMOS is the name of one of the 7 focus groups in ITRS 2.0 (2013) and in its successor, the International Roadmap for Devices and Systems.

CPU Clock Scaling

CPUs using CMOS were released from 1986 (e.g. 12 MHz Intel 80386). As CMOS transistor dimensions were shrunk the clock speeds also increased. Since about 2004 CMOS CPU clock speeds have leveled off at about 3.5 GHz.

A graph of efficiency gains possible under 'more Moore' (ie, further improvements to current technology) and 'Beyond CMOS' (ie, a paradigm shift in technology). From the International Roadmap for Devices and Systems[6]

CMOS devices sizes continue to shrink – see Intel tick–tock and ITRS :

It is not yet clear if CMOS transistors will still work below 3 nm.[4] See 3 nanometer.

Comparisons of technology[edit]

About 2010 the Nanoelectronic Research Initiative (NRI) studied various circuits in various technologies.[2]

Nikonov benchmarked (theoretically) many technologies in 2012,[2] and updated it in 2014.[8] The 2014 benchmarking included 11 electronic, 8 spintronic, 3 orbitronic, 2 ferroelectric, and 1 straintronic technology.[8]

The 2015 ITRS 2.0 report included a detailed chapter on Beyond CMOS,[9] covering RAM and logic gates.

Some areas of investigation[edit]

Superconducting computing and RSFQ[edit]

Superconducting computing includes several beyond-CMOS technologies that use superconducting devices, namely Josephson junctions, for electronic signals processing and computing. One variant called rapid single-flux quantum (RSFQ) logic was considered promising by the NSA in a 2005 technology survey despite the drawback that available superconductors require cryogenic temperatures. More energy-efficient superconducting logic variants have been developed since 2005 and are being considered for use in large scale computing.[11][12]

See also[edit]

References[edit]

  1. ^ Extending the road beyond CMOS. Hutchby 2002
  2. ^ a b c Overview of Beyond-CMOS Devices and A Uniform Methodology for Their Benchmarking. Ver.3.4 09/21/2012
  3. ^ Bernstein; et al. (2011). "Device and Architecture Outlook for Beyond CMOS Switches". Cite journal requires |journal= (help)
  4. ^ a b "Review of Advanced and Beyond CMOS FET Technologies for Radio Frequency Circuit Design. Carta 2011" (PDF). Archived from the original (PDF) on 2015-02-23. Retrieved 2015-02-23.
  5. ^ Power-constrained CMOS scaling limits. Frank 2002[permanent dead link]
  6. ^ https://irds.ieee.org/images/files/pdf/2017/2017IRDS_BC.pdf
  7. ^ "Samsung vows to start 10nm chip production in 2016". 23 May 2015. Retrieved 16 July 2015. CS1 maint: discouraged parameter (link)
  8. ^ a b Nikonov and Young (2015). "Benchmarking of Beyond-CMOS Exploratory – Devices for Logic Integrated Circuits". IEEE Journal on Exploratory Solid-State Computational Devices and Circuits. 1: 3–11. Bibcode:2015IJESS...1....3N. doi:10.1109/JXCDC.2015.2418033.
  9. ^ ITRS 2015 Beyond CMOS
  10. ^ Seabaugh (September 2013). "The Tunneling Transistor". IEEE.
  11. ^ Holmes DS, Ripple AL, Manheimer MA (2013). "Energy-efficient superconducting computing—power budgets and requirements", IEEE Trans. Appl. Supercond., vol. 23, 1701610, June 2013.
  12. ^ Holmes DS, Kadin AM, Johnson MW (2015). "Superconducting Computing in Large-Scale Hybrid Systems", Computer, vol. 48, pp. 34–42.

External links[edit]