CPU power dissipation

(Redirected from CPU power consumption)

Central processing unit power dissipation or CPU power dissipation is the process in which central processing units (CPUs) consume electrical energy, and dissipate this energy in the form of heat due to the resistance in the electronic circuits.

Power management

Designing CPUs that perform tasks efficiently without overheating is a major consideration of nearly all CPU manufacturers to date. Some CPU implementations use very little power; for example, the CPUs in mobile phones often use just a few watts of electricity,[1] while some microcontrollers used in embedded systems may consume only a few milliwatts or even as little as a few microwatts. In comparison, CPUs in general-purpose personal computers, such as desktops and laptops, dissipate significantly more power because of their higher complexity and speed. These microelectronic CPUs may consume power in the order of a few watts to hundreds of watts. Historically, early CPUs implemented with vacuum tubes consumed power on the order of many kilowatts.

CPUs for desktop computers typically use a significant portion of the power consumed by the computer. Other major uses include fast video cards, which contain graphics processing units,[2] and power supplies. In laptops, the LCD's backlight also uses a significant portion of overall power. While energy-saving features have been instituted in personal computers for when they are idle, the overall consumption of today's high-performance CPUs is considerable. This is in strong contrast with the much lower energy consumption of CPUs designed for low-power devices. One such CPU, the Intel XScale, can run at 600 MHz consuming under 1 W of power, whereas Intel x86 PC processors in the same performance bracket consume a few times more energy.

There are some engineering reasons for this pattern.

• For a given device, operating at a higher clock rate may require more power. Reducing the clock rate or undervolting usually reduces energy consumption; it is also possible to undervolt the microprocessor while keeping the clock rate the same.[3]
• New features generally require more transistors, each of which uses power. Turning unused areas off saves energy, such as through clock gating.
• As a processor model's design matures, smaller transistors, lower-voltage structures, and design experience may reduce energy consumption.

Processor manufacturers usually release two power consumption numbers for a CPU:

• typical thermal power, which is measured under normal load. (for instance, AMD's Average CPU power)
• maximum thermal power, which is measured under a worst-case load

For example, the Pentium 4 2.8 GHz has 68.4 W typical thermal power and 85 W maximum thermal power. When the CPU is idle, it will draw far less than the typical thermal power. Datasheets normally contain the thermal design power (TDP), which is the maximum amount of heat generated by the CPU, which the cooling system in a computer is required to dissipate. Both Intel and Advanced Micro Devices (AMD) have defined TDP as the maximum heat generation for thermally significant periods, while running worst-case non-synthetic workloads; thus, TDP is not reflecting the actual maximum power of the processor. This ensures the computer will be able to handle essentially all applications without exceeding its thermal envelope, or requiring a cooling system for the maximum theoretical power (which would cost more but in favor of extra headroom for processing power).[4][5]

In many applications, the CPU and other components are idle much of the time, so idle power contributes significantly to overall system power usage. When the CPU uses power management features to reduce energy use, other components, such as the motherboard and chipset, take up a larger proportion of the computer's energy. In applications where the computer is often heavily loaded, such as scientific computing, performance per watt (how much computing the CPU does per unit of energy) becomes more significant.

Sources

There are several factors contributing to the CPU power consumption; they include dynamic power consumption, short-circuit power consumption, and power loss due to transistor leakage currents:

${\displaystyle P_{cpu}=P_{dyn}+P_{sc}+P_{leak}}$

The dynamic power consumption originates from the activity of logic gates inside a CPU. When the logic gates toggle, energy is flowing as the capacitors inside them are charged and discharged. The dynamic power consumed by a CPU is approximately proportional to the CPU frequency, and to the square of the CPU voltage:[6]

${\displaystyle P_{dyn}=CV^{2}f}$

where C is capacitance, f is frequency, and V is voltage.

When logic gates toggle, some transistors inside may change states. As this takes a finite amount of time, it may happen that for a very brief amount of time some transistors are conducting simultaneously. A direct path between the source and ground then results in some short-circuit power loss. The magnitude of this power is dependent on the logic gate, and is rather complex to model on a macro level.

Power consumption due to leakage power emanates at a micro-level in transistors. Small amounts of currents are always flowing between the differently doped parts of the transistor. The magnitude of these currents depend on the state of the transistor, its dimensions, physical properties and sometimes temperature. The total amount of leakage currents tends to inflate for increasing temperature and decreasing transistor sizes.

Both dynamic and short-circuit power consumption are dependent on the clock frequency, while the leakage current is dependent on the CPU supply voltage. It has been shown that the energy consumption of a program shows convex energy behavior, meaning that there exists an optimal CPU frequency at which energy consumption is minimal.[7]

Reduction

Power consumption can be reduced in several ways,[8] including the following:

• Voltage reduction – dual-voltage CPUs, dynamic voltage scaling, undervolting, etc.
• Frequency reduction – underclocking, dynamic frequency scaling, etc.
• Capacitance reduction – increasingly integrated circuits that replace PCB traces between two chips with relatively lower-capacitance on-chip metal interconnect between two sections of a single integrated chip; low-k dielectric, etc.
• Techniques such as clock gating and globally asynchronous locally synchronous, which can be thought of as reducing the capacitance switched on each clock tick, or can be thought of as locally reducing the clock frequency in some sections of the chip
• Various techniques to reduce the switching activity – number of transitions the CPU drives into off-chip data buses, such as non-multiplexed address bus, bus encoding such as Gray code addressing,[9] or power protocol[10]
• Sacrificing transitor density for higher frequencies.
• Layering heat-conduction zones within the CPU framework ("Christmassing the Gate").
• Recycling at least some of that energy stored in the capacitors (rather than dissipating it as heat in transistors) – adiabatic circuit, energy recovery logic, etc.
• Optimizing machine code - by implementing compiler optimizations that schedules clusters of instructions using common components, the CPU power used to run an application can be significantly reduced.[11]

Clock frequencies

Historically, processor manufacturers consistently delivered increases in clock rates and instruction-level parallelism, so that single-threaded code executed faster on newer processors with no modification.[12] More recently, in order to manage CPU power dissipation, processor makers favor multi-core chip designs, thus software needs to be written in a multi-threaded or multi-process manner to take full advantage of such hardware. Many multi-threaded development paradigms introduce overhead, and will not see a linear increase in speed when compared to the number of processors. This is particularly true while accessing shared or dependent resources, due to lock contention. This effect becomes more noticeable as the number of processors increases.

Recently, IBM has been exploring ways to distribute computing power more efficiently by mimicking the distributional properties of the human brain.[13]

References

1. ^ Zhang, Yifan; Liu, Yunxin; Zhuang, Li; Liu, Xuanzhe; Zhao, Feng; Li, Qun. Accurate CPU Power Modeling for Multicore Smartphones (Report). Microsoft Research. MSR-TR-2015-9.
2. ^ Mittal, Sparsh; Vetter, Jeffrey S. (2014). "A Survey of Methods for Analyzing and Improving GPU Energy Efficiency". ACM Computing Surveys. 47 (2): 1–23. arXiv:. doi:10.1145/2636342.
3. ^ Cutress, Ian (2012-04-23). "Undervolting and Overclocking on Ivy Bridge". anandtech.com.
4. ^ Chin, Mike (2004-06-15). "Athlon 64 for Quiet Power". silentpcreview.com. p. 3. Retrieved 2013-12-21. Thermal Design Power (TDP) should be used for processor thermal solution design targets. The TDP is not the maximum power that the processor can dissipate.
5. ^ Cunningham, Andrew (2013-01-14). "The technical details behind Intel's 7 Watt Ivy Bridge CPUs". Ars Technica. Retrieved 2013-01-14. In Intel's case, a specified chip's TDP has less to do with the amount of power a chip needs to use (or can use) and more to do with the amount of power the computer's fan and heatsink need to be able to dissipate while the chip is under sustained load. Actual power usage can be higher or (much) lower than TDP, but the figure is intended to give guidance to engineers designing cooling solutions for their products.
6. ^ "Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor (White Paper)" (PDF). Intel Corporation. March 2004. Archived from the original (PDF) on 2015-08-12. Retrieved 2013-12-21.
7. ^ De Vogeleer, Karel; Memmi, Gerard; Jouvelot, Pierre; Coelho, Fabien (2013-09-09). "The Energy/Frequency Convexity Rule: Modeling and Experimental Validation on Mobile Devices". arXiv: [cs.OH].
8. ^ Mittal, Sparsh (2014). "A survey of techniques for improving energy efficiency in embedded computing systems". IJCAET. 6 (4): 440–459. arXiv:. doi:10.1504/ijcaet.2014.065419.
9. ^ Su, Ching-Long; Tsui, Chi-Ying; Despain, Alvin M. (1994). Low Power Architecture Design and Compilation Techniques for High-Performance Processors (PDF) (Report). Advanced Computer Architecture Laboratory. ACAL-TR-94-01.
10. ^ Basu, K.; Choudhary, A.; Pisharath, J.; Kandemir, M. (2002). "Power Protocol: Reducing Power Dissipation on Off-Chip Data Buses" (PDF). Proceedings of the 35th Annual International Symposium on Microarchitecture (MICRO): 345–355. doi:10.1109/MICRO.2002.1176262. ISBN 0-7695-1859-1.
11. ^ Al-Khatib, Zaid; Abdi, Samar (2015-04-13). "Operand-Value-Based Modeling of Dynamic Energy Consumption of Soft Processors in FPGA". Applied Reconfigurable Computing. Lecture Notes in Computer Science. Springer, Cham. 9040: 65–76. doi:10.1007/978-3-319-16214-0_6. ISBN 978-3-319-16213-3.
12. ^ Sutter, Herb (2005). "The Free Lunch Is Over: A Fundamental Turn Toward Concurrency in Software". Dr. Dobb's Journal. 30 (3).
13. ^ Johnson, R. Colin (2011-08-18). "IBM demos cognitive computer chips". EE Times. Retrieved 2011-10-01.