Circuit design language

From Wikipedia, the free encyclopedia
Jump to: navigation, search

Circuit design language is a kind of netlist, a description of an electronic circuit. It is usually automatically generated from a circuit schematic. It is used for electronic circuit simulation and layout versus schematic (LVS) checks. It is similar to SPICE netlists, but with some extensions.

Several vendors such as Cadence Design Systems, Calibre, and Synopsys support CDL netlists, although their solutions may be proprietary and not readable by competing systems.