EDSAC 2

From Wikipedia, the free encyclopedia
Jump to navigation Jump to search
EDSAC 2 users in 1960

EDSAC 2 was an early computer (operational in 1958), the successor to the Electronic Delay Storage Automatic Calculator (EDSAC). It was the first computer to have a microprogrammed control unit and a bit slice hardware architecture.[1]

First calculations were performed on incomplete machine in 1957.[2]

References[edit]

  1. ^ Wilkes, M.V. PDF available by "View PDF" (expand "View on IEEE"). "EDSAC 2". IEEE Annals of the History of Computing. 14 (4): 49–56. doi:10.1109/85.194055. Archived from the original on 2001.
  2. ^ Information, Reed Business (1957-08-08). "New computer in Cambridge". New Scientist. Reed Business Information. p. 31.