Halt and Catch Fire

From Wikipedia, the free encyclopedia
Jump to navigation Jump to search

In computer engineering, Halt and Catch Fire, known by the assembly mnemonic HCF, is an idiom referring to a computer machine code instruction that causes the computer's central processing unit (CPU) to cease meaningful operation, typically requiring a restart of the computer. It originally referred to a fictitious instruction in IBM System/360 computers, but later computer developers who saw the joke created real versions of this instruction for some machines. In the case of real instructions, the implication of this expression is that, whereas in most cases in which a CPU executes an unintended instruction (a bug in the code) the computer may still be able to recover, in the case of an HCF instruction there is, by definition, no way for the system to recover without a restart.

The expression "catch fire" in this context is normally facetious, rather than literal, referring to a total loss of CPU functionality during the current session. The imaginative idea is that the CPU chip would be switching some bus circuits so fast that it would cause them to overheat and burn.[1]

With the advent of the MC6800, it became a real instruction, opcodes 0x9D and 0xDD.[2]

Assembly language mnemonics[edit]

In a computer's assembly language, mnemonics are used that are directly equivalent to machine code instructions. The mnemonics are frequently three letters long, such as ADD, CMP (to compare two numbers), and JMP (jump to a different location in the program). The HCF instruction was originally a fictitious assembly language instruction, said to be under development at IBM for use in their System/360 computers, along with many other amusing three-letter acronyms like XPR (Execute Programmer) and CAI (Corrupt Accounting Information),[3] and similar to other joke mnemonics such as "SDI" for "Self Destruct Immediately"[3] and "CRN" for Convert to Roman Numerals.[4] A list of such mnemonics, including HCF, shows up as "Overextended Mnemonics" in the April 1980 Creative Computing flip-side parody issue.[5]

The S/360 instruction set already included numerous non-obvious mnemonics like ZAP (Zero and Add Packed), EDMK (EDit and MarK), TRT (TRanslate and Test), and Read Backward (an I/O channel command),[6] and programmers began creating similarly cryptic, but fictitious, instructions in a humorous vein.[7][8]

In a 1990 USENET discussion, it was claimed that HCF dated back to before 1977.[9][10]

In Rick Cook's science fiction/fantasy novel, The Wizardry Compiled, about programmers transported to a universe where magic could be programmed, one of them refers to the command as HMCF, for "Halt, Melt and Catch Fire".

In modern CPUs[edit]

CPU designers sometimes incorporate one or more undocumented machine code instructions for testing purposes, such as the IBM System/360 DIAGnose instruction.[6] These instructions are not intended to be executed during normal operation of the CPU; when they are actually executed by a program during normal operation, they can have unusual side-effects.[citation needed] The "Halt and Catch Fire" (HCF) instruction and mnemonic are sometimes appropriated by users who discover these instructions as a humorous way of expressing that the unintended execution of such an instruction causes the system to fail to perform its normal functions.[citation needed]

Motorola 6800[edit]

The Motorola 6800 microprocessor was the first for which an undocumented assembly mnemonic HCF became widely known. The operation codes (opcodes—the portions of the machine language instructions that specify an operation to be performed)—referred to by the mnemonic HCF are hexadecimal 9D and DD, and were reported in an article written by Gerry Wheeler in the December 1977 issue of BYTE magazine on undocumented opcodes.[11] Wheeler noted that Motorola reported 197 valid operation codes for the M6800 processor, and so inferred that with 256 possible 8 bit combinations, there must be 59 "invalid instructions." He goes on to describe the HCF as a "big surprise," and saying of the Catch Fire portion of the moniker, "Well, almost.":

When this instruction is run the only way to see what it is doing is with an oscilloscope. From the user's point of view the machine halts and defies most attempts to get it restarted. Those persons with indicator lamps on the address bus will see that the processor begins to read all of the memory, sequentially, very quickly. In effect, the address bus turns into a 16 bit counter. However, the processor takes no notice of what it is reading… it just reads.[11]

The process is reviewed by David Agans, thus: "In the old days of the Motorola 6800 microprocessor, instruction code DD caused the processor to go into an endless loop, reading from each memory address in order. (Other engineers referred to this as the 'Halt and Catch Fire' (HCF) instruction, but we remembered the code by calling it the 'Drop Dead' instruction.) Drop Dead mode was wonderful for spotting hardware timing and address logic problems with a scope; all of the address and clock lines were nice, cycling square waves."[12]

That is, either opcode made the processor enter a mode, continuously performing memory read cycles from successive addresses with no intervening instruction fetches. Hence, the address bus effectively became a counter, allowing the operation of all address lines to be quickly verified. Once the processor entered this mode, it was not responsive to interrupts, so normal operation could only be restored by a reset (hence the "Drop Dead" and "Halt and Catch Fire" monikers). These references were thus to the unresponsive behavior of the CPU in this state, and not to any form of erratic behavior.[citation needed]

The mnemonic HCF is believed to be the first built-in self-test feature on a Motorola microprocessor.[13]

Intel x86[edit]

The Intel 8086 and subsequent processors in the x86 series had an HLT (halt) instruction, opcode F4, which stopped instruction execution and placed the processor in a HALT state. An enabled interrupt, a debug exception, the BINIT signal, the INIT signal, or the RESET signal resumed execution, which meant the processor could always be restarted.[14] Some of the early Intel DX4 chips had a problem with the HLT instruction and could not be restarted after this instruction was used, which disabled the computer and turned HLT into more of an HCF instruction. The Linux kernel added a "no-hlt" option telling Linux to run an infinite loop instead of using HLT, which allowed users of these broken chips to use Linux.[15]

The 80286 has the undocumented opcode 0F 04, causing the CPU to hang when executed. The only way out is CPU reset.[citation needed] [16] In some implementations, the opcode was emulated through BIOS as a halting sequence.[17]

Many computers in the Intel Pentium line could be locked up by executing an invalid instruction (F00F C7C8), which caused the computer to lock up. This became known as the Pentium F00F bug. No compiler would create the instruction, but a malicious programmer could insert it into code to render an afflicted computer inoperable until the machine was power-cycled. Since its discovery, workarounds have been developed to prevent it from locking the computer, and the bug has been eliminated in subsequent Intel processors.[18][19]

During Black Hat USA 2017, Christopher Domas showed that he has found a new currently unknown "Halt and Catch Fire" instruction[20][21] on a particular x86 processor model using his own x86 processor fuzzer called sandsifter[22]. As of December 2017, the affected instruction, processor and manufacturer have not yet been revealed due to responsible disclosure guidelines.[citation needed]

Other CPUs[edit]

The MOS Technology 6502 has 12 invalid instructions which will freeze the CPU.[23][24]

On the Zilog Z80, executing DI (disable interrupts) followed by HALT (wait for an interrupt) results in the CPU staying frozen indefinitely, waiting for an interrupt that cannot happen. The similar processor found in the Game Boy contained a partial fix allowing it to recover from one HALT, but it would become frozen with two consecutive HALTs with interrupts disabled.[25]

It should also be noted that the Z80 supports a non-maskable interrupt.[26][27] The /NMI signal is on Pin 17 of the original 40 pin DIP package.[28][29] Since a non-maskable interrupt will regain control of the CPU even after executing the instruction sequence DI / HALT, that pair does not represent a true HCF, it will only result in a HCF condition if either the /NMI pin is connected directly to the +5V rail, making the generation of that signal impossible, or if the interrupt routine that services /NMI ends with a return, placing it back in the HALT state.

Etymology[edit]

Apocryphal stories connect this term with an illegal opcode in IBM System/360. A processor, upon encountering the instruction, would start switching bus lines very fast, potentially leading to overheating.[30][31]

See also[edit]

References[edit]

  1. ^ http://www.catb.org/jargon/html/H/HCF.html Jargon File entry for the HCF assembly mnemonic]
  2. ^ http://bytecollector.com/archive/digital_group/documentation/hardware/dg_systems/system_cards/6800_cpu_card/6800_Instruction_Set.PDF MC6800 Instruction Set
  3. ^ a b Dunlap, Bryan. "A Proposed Instruction Set". Physics Department, The Ohio State University. Archived from the original on 2017-09-08. Retrieved 20 June 2016. 
  4. ^ Far out op codes, Werner Cirsovius, retrieved 2015-05-28 
  5. ^ "Overextended Mnemonics", Creative Computing, 6 (4): 17 (hex) (flip–side), April 1980, retrieved 2017-03-12 
  6. ^ a b IBM System/360 Principles of Operation (PDF), IBM, retrieved 2014-07-02 
  7. ^ "Kevin Korb's Jokes: Assembler Opcodes that should exist". Retrieved December 13, 2016. 
  8. ^ "Forgotten Assembly Language Commands". Retrieved December 13, 2016. 
  9. ^ "Subject: HCF instruction: from Principles of Operation", Archived at textfiles.com
  10. ^ "apocryphal opcode mnemonics,long" , 23/04/1990, alt.folklore.computers, (via Google Groups)
  11. ^ a b Wheeler, Gerry (December 1977). "Undocumented M6800 Instructions". BYTE. Vol. 2 no. 12. pp. 46–47. 
  12. ^ Agans, David J. (2002). Debugging: the 9 indispensable rules for finding even the most elusive software and hardware problems. New York: American Management Association. p. 77. ISBN 9780814426784. OCLC 52043345. Retrieved 10 July 2014. 
  13. ^ Daniels, R. Gary; Bruce, William (April 1985). "Built-In Self-Test Trends in Motorola Microprocessors". IEEE Design & Test. 2 (2): 64–71. doi:10.1109/MDT.1985.294865.  "HACOF thus became the first intentional built-in self-test feature on a Motorola microprocessor."
  14. ^ "x86 Instruction Set Reference: HLT". Retrieved 2014-07-02. 
  15. ^ Gortmaker, Paul (21 March 2003). "The Linux Boot Prompt-How To" (PDF). The Linux Documentation Project. Retrieved 2014-07-02. 
  16. ^ "Re: Undocumented opcodes (HINT_NOP)". Archived from the original on 2004-11-06. Retrieved 2010-11-07. 
  17. ^ "Re: Also some undocumented 0Fh opcodes". Archived from the original on 2003-06-26. Retrieved 2010-11-07. 
  18. ^ Collins, Robert R. (1 May 1998). "The Pentium F00F Bug: Workarounds for a nasty problem". Dr. Dobb's Journal. 
  19. ^ Pentium Processor Specification Update (PDF). Intel Corporation. January 1999. pp. 51–52. order number 242480-041. Retrieved 2006-11-02. 
  20. ^ "Breaking the x86 ISA (PDF)" (PDF). Christopher Domas. Retrieved December 9, 2017. 
  21. ^ "Breaking the x86 ISA (video)". Christopher Domas. Retrieved December 9, 2017. 
  22. ^ "sandsifter: the x86 processor fuzzer". Christopher Domas. Retrieved December 9, 2017. 
  23. ^ Steil, Michael. "How MOS 6502 Illegal Opcodes really work". pagetable.com. 
  24. ^ Offenga, Freddy. "6502 Undocumented Opcodes". NesDev. 
  25. ^ "GameBoy CPU Manual" (PDF). 
  26. ^ "Interrupt Mechanism - Development - SMS Power!". 
  27. ^ Flammenkamp, Achim. "Interrupt Behaviour of the Z80 CPU". 
  28. ^ "Pinouts - Z80 family". 
  29. ^ Vis, Peter J. "Zilog Z80 Pinout". 
  30. ^ Clements, Alan (28 October 2006). Embedding Ethics in Computer Architecture (PDF). ASEE/IEEE Frontiers in Education Conference. IEEE (36 ed.). p. 4. Retrieved 2 March 2018. 
  31. ^ Kohler, Eddie (4 April 2005). "CS111 - Lecture 1" (PDF). p. 2. Retrieved 2 March 2018. 

External links[edit]