Hardware verification language
|This article does not cite any sources. (February 2014) (Learn how and when to remove this template message)|
A hardware verification language, or HVL, is a programming language used to verify the designs of electronic circuits written in a hardware description language. HVLs typically include features of a high-level programming language like C++ or Java as well as features for easy bit-level manipulation similar to those found in HDLs. Many HVLs will provide constrained random stimulus generation, and functional coverage constructs to assist with complex hardware verification.
|This programming-language-related article is a stub. You can help Wikipedia by expanding it.|