MOS Technology 6510

From Wikipedia, the free encyclopedia
Jump to navigation Jump to search

MOS Technology 6510
KL MOS 6510.jpg
General information
Common manufacturer(s)
Performance
Max. CPU clock rate0.985 MHz to 1.023 MHz
Data width8
Address width16
Architecture and classification
Instruction setNMOS 6502
Physical specifications
Package(s)
Products, models, variants
Variant(s)MOS 8500, 7501/8501, 8502, 6510T
History
PredecessorMOS 6502
SuccessorMOS 8502
Image of the internals of a Commodore 64 showing the 6510 CPU (40-pin DIP, lower left). The chip on the right is the 6581 SID. The production week/year (WWYY) of each chip is given below its name.

The MOS Technology 6510 is an 8-bit microprocessor designed by MOS Technology. It is a modified form of the very successful 6502. The 6510 was only widely used in the Commodore 64 (C64) home computer and its variants.

The primary change from the 6502 was the addition of an 8-bit general purpose I/O port, although only six I/O pins were available in the most common version of the 6510. In addition, the address bus could be made tristate.

Use[edit]

In the C64, the extra I/O pins of the processor were used to control the computer's memory map by bank switching, and for controlling three of the four signal lines of the Datasette tape recorder (the electric motor control, key-press sensing and write data lines; the read data line went to another I/O chip). It was possible, by writing the correct bit pattern to the processor at address $01, to completely expose almost the full 64 KB of RAM in the C64, leaving no ROM or I/O hardware exposed except for the processor I/O port itself and its data directional register.[1]

Variants[edit]

Pin configuration of the most common variation of the 6510 CPU (/HALT in this image refers to the RDY pin)

MOS 8500[edit]

In 1985, MOS produced the 8500, an HMOS version of the 6510. Other than the process modification, it is virtually identical to the NMOS version of the 6510. The 8500 was originally designed for use in the modernised C64, the C64C. However, in 1985, limited quantities of 8500s were found on older NMOS-based C64s. It finally made its official debut in 1987, appearing in a motherboard using the new 85xx HMOS chipset.

MOS 7501/8501[edit]

The 7501/8501 variant of the 6510 was introduced in 1984.[2] Compared to the 6510, this variant extends the number of I/O port pins from 6 to 8, but omits the pins for non-maskable interrupt and clock output.[3]. It was used in Commodore's C16, C116 and Plus/4 home computers, where its I/O port controlled not only the Datasette but also the CBM Bus interface. The main difference between 7501 and 8501 CPUs is that they were manufactured with slightly different processes: 7501 was manufactured with HMOS-1 and 8501 with HMOS-2.[2]

MOS 8502[edit]

The 2 MHz-capable 8502 variant was used in the Commodore 128. All these CPUs are opcode compatible (including undocumented opcodes).[4]

MOS 6510T[edit]

The Commodore 1551 disk drive used the 6510T, a version of the 6510 with eight I/O lines. The NMI and RDY signals are not available.

See also[edit]

References[edit]

  1. ^ Butterfield, Jim (January 1983). "Commodore 64 Architecture". Compute!. p. 208.
  2. ^ a b http://plus4world.powweb.com/hardware/MOS_75018501 Hardware – MOS 7501/8501
  3. ^ https://ist.uwaterloo.ca/~schepers/MJK/7501.html CPU 7501 / 8501
  4. ^ Graham. "6502/6510/8500/8502 Opcodes". www.oxyron.de.

Further reading[edit]

External links[edit]