Memory latency

From Wikipedia, the free encyclopedia
Jump to navigation Jump to search
1 megabit DRAMs with 70 ns latency on a 30-pin SIMM module. Modern DDR4 DIMMs have latencies under 15ns.[1]

Memory latency is the time (the latency) between initiating a request for a byte or word in memory until it is retrieved by a processor. If the data are not in the processor's cache, it takes longer to obtain them, as the processor will have to communicate with the external memory cells. Latency is therefore a fundamental measure of the speed of memory: the less the latency, the faster the reading operation.

Latency should not be confused with memory bandwidth, which measures the throughput of memory. Latency can be expressed in clock cycles or in time measured in nanoseconds. Over time, memory latencies expressed in clock cycles have been fairly stable, but they have improved in time.[1]


See also[edit]

References[edit]

  1. ^ a b Crucial Technology, "Speed vs. Latency: Why CAS latency isn't an accurate measure of memory performance" [1]

External links[edit]