NAND gate

From Wikipedia, the free encyclopedia
  (Redirected from Negated AND gate)
Jump to: navigation, search
INPUT OUTPUT
A B A NAND B
0 0 1
0 1 1
1 0 1
1 1 0
The TTL 7400 chip, containing four NANDs. The two additional pins supply power (+5 V) and connect the ground

In digital electronics, a NAND gate (negative-AND) is a logic gate which produces an output which is false only if all its inputs are true; thus its output is complement to that of the AND gate. A LOW (0) output results only if both the inputs to the gate are HIGH (1); if one or both inputs are LOW (0), a HIGH (1) output results. It is made using transistors and junction diodes. By De Morgan's theorem, AB=A+B, and thus a NAND gate is equivalent to inverters followed by an OR gate.

The NAND gate is significant because any boolean function can be implemented by using a combination of NAND gates. This property is called functional completeness.

Digital systems employing certain logic circuits take advantage of NAND's functional completeness.

The function NAND(a1, a2, ..., an) is logically equivalent to NOT(a1 AND a2 AND ... AND an).

Symbols[edit]

There are three symbols for NAND gates: the MIL/ANSI symbol, the IEC symbol and the deprecated DIN symbol sometimes found on old schematics. For more information see logic gate symbols. The ANSI symbol for the NAND gate is a standard AND gate with an inversion bubble connected.

NAND ANSI Labelled.svg NAND IEC.svg NAND DIN.svg
MIL/ANSI Symbol IEC Symbol DIN Symbol

Hardware description and pinout[edit]

NAND gates are basic logic gates, and as such they are recognised in TTL and CMOS ICs.

This schematic diagram shows the arrangement of NAND gates within a standard 4011 CMOS integrated circuit.

\

Implementations[edit]

The NAND gate has the property of functional completeness. That is, any other logic function (AND, OR, etc.) can be implemented using only NAND gates.[1] An entire processor can be created using NAND gates alone. In TTL ICs using multiple-emitter transistors, it also requires fewer transistors than a NOR gate.

NMOS NAND gate
CMOS NAND gate
TTL NAND gate
The physical layout of a CMOS NAND
Die of a 74AHC00D quad 2-input NAND gate manufactured by NXP Semiconductors.

Alternatives[edit]

If no specific NAND gates are available, one can be made from NOR gates, because NAND and NOR gates are considered the "universal gates", meaning that they can be used to make all the others.[1]

NOR construction
NAND from NOR.svg

See also[edit]

References[edit]

  1. ^ a b Mano, M. Morris and Charles R. Kime. Logic and Computer Design Fundamentals, Third Edition. Prentice Hall, 2004. p. 73.

External links[edit]