Process-Architecture-Optimization model

From Wikipedia, the free encyclopedia
Jump to navigation Jump to search

Process–architecture-optimization is a processor development model adopted in 2016 by Intel. Under this three-phase model, every die shrink is followed by a microarchitecture change and then by an optimization. It replaced the two-phase Tick–tock model, adopted by Intel in 2006, because according to Intel the previous model is no longer sustainable.[1][2][3][4]

Scaling Process Architecture Optimizations
14 nm Broadwell Skylake Kaby Lake / Amber Lake, Coffee Lake / Whiskey Lake, Cascade Lake
10 nm Cannon Lake Ice Lake Tiger Lake


  1. ^ Cutress, Ian. "Intel's 'Tick-Tock' Seemingly Dead, Becomes 'Process-Architecture-Optimization'".
  2. ^ (23 March 2016). "Intel Ditches 'Tick-Tock' for 'Process-Architecture-Optimization' - eTeknix".
  3. ^ "Intel Tick-Tock Processor Model Replaced With Process-Architecture-Optimization - Legit Reviews". 23 March 2016.
  4. ^ "Intel 7th Gen Core: Process Architecture Optimization". 30 August 2016.