From Wikipedia, the free encyclopedia
  (Redirected from Skymont (Microarchitecture))
Jump to: navigation, search
Not to be confused with Cannon Lake.
Created 2016
Transistors 10 nm transistors
Architecture Skylake x86
Instructions MMX, AES-NI, CLMUL, FMA3
Brand name(s)
    • Core i3
    • Core i5
    • Core i7
    • Celeron
    • Pentium
    • Xeon

Cannonlake (formerly Skymont) is Intel's codename for the 10 nanometer die shrink of Intel's Skylake microarchitecture, expected to be released in 2017. It is expected Intel will release one more 14 nm generation called Kaby Lake before the 10 nm shrink.[1] As a die shrink, Cannonlake is a "tick" in Intel's tick-tock execution plan as the next step in semiconductor fabrication.[2]

Cannonlake will be used in conjunction with Intel 200 Series chipsets, also known as Union Point. The platform as a whole will be named Union Bay.[2]

After Cannonlake[edit]

Following Intel's longstanding Tick-Tock strategy, the replacement for Cannonlake would be a new architecture at the same 10 nm process node, delivered a year after Cannonlake. As of June 2015, confirmation of this has not been leaked or announced.

It has been speculated for a long time that reaching smaller process nodes would become impractical, leading to the end of Moore's Law. Intel however believes that it will be possible to reach at least 7 nm, though it will perhaps require use of materials other than silicon,[3] such as indium gallium arsenide (InGaAs).

See also[edit]