Cannonlake

From Wikipedia, the free encyclopedia
  (Redirected from Skymont (microarchitecture))
Jump to: navigation, search
Cannonlake
Created H2 2018[1]
Transistors 10 nm (Tri-Gate) transistors
Architecture x86-64
Instructions x86-64, Intel 64
Extensions
Socket
Predecessor Coffee Lake (2nd Optimization)
Successor Ice Lake (Architecture)
Brand name(s)
    • Core M
    • Core i3
    • Core i5
    • Core i7
    • Core i9
    • Celeron
    • Pentium
    • Xeon
    • Atom

Cannonlake (formerly Skymont) is Intel's codename for the 10-nanometer die shrink of the Coffee Lake microarchitecture. As a die shrink, Cannonlake is a new process in Intel's "Process-Architecture-Optimization" execution plan as the next step in semiconductor fabrication.[4]

Cannonlake was initially expected to be released in 2016, but the release was pushed back to 2018.[5] Intel demonstrated a laptop with an unknown Cannonlake CPU at CES 2017[6][7] and announced that Cannonlake based products will be available in 2018 at the earliest.[8] Before Cannonlake's launch, Intel is expected to launch another 14 nm process refinement with the codename Coffee Lake.

The successor of Cannonlake microarchitecture will be Ice Lake, which will represent the architecture phase in the Intel Process-Architecture-Optimization Model.[9][10]

Features[edit]

  • AVX-512 instruction set extension
  • Gen 10 GPU
  • 300 series chipset
  • Integrated Programmable (Open FW SDK) Quad-Core Audio DSP
  • Soundwire Digital Audio Interface
  • USB 3.1 Gen 2 (10 Gbit/s) support, 6 ports
  • Integrated Intel Wireless-AC (Wi-Fi/BT CNVi)
  • Integrated SDXC 3.0 controller
  • Thunderbolt 3.0 (Titan Ridge) with DisplayPort 1.4 support
  • C10 & S0ix Support for Modern Standby
  • Thermal design power (TDP) up to 95 W (LGA 1151)

See also[edit]

References[edit]