Socket FS1

From Wikipedia, the free encyclopedia
Jump to: navigation, search
Socket FS1
Chip form factors ?
Contacts 722
FSB protocol HyperTransport 3.x
FSB frequency 200 MHz System clock
HyperTransport up to 3.2 GHz
Voltage range ?
Processors mobile APU products (Llano, Trinity and Richland)

This article is part of the CPU socket series

The Socket FS1 is for notebooks using AMD APU processors codenamed Llano, Trinity and Richland (Socket FS1r2).

"Llano"-branded products combine K10 with Cedar (VLIW5), UVD 3 video acceleration and AMD Eyefinity-based multi-monitor support of up to three DisplayPort-monitors.

"Trinity"- and "Richland"-branded products Piledriver with Northern Islands (VLIW4), UVD 3 and VCE 1 video acceleration and AMD Eyefinity-based multi-monitor support of up to four DisplayPort-monitors.

While the AMD desktop CPUs are available in a 722-pin package Socket AM1 (FS1b), it is not clear whether these desktop CPUs will be compatible with Socket FS1 or vice versa.

Feature overview for AMD APUs[edit]

Features of AMD Accelerated Processing Units
Brand Llano Trinity Richland Kaveri Carrizo Bristol Ridge Raven Ridge Desna, Ontario, Zacate Kabini, Temash Beema, Mullins Carrizo-L Stoney Ridge
Platform Desktop, Mobile Mobile Desktop, Mobile Ultra-mobile
Released Aug 2011 Oct 2012 Jun 2013 Jan 2014 Jun 2015 Jun 2016 TBA Jan 2011 May 2013 Q2 2014 May 2015 June 2016
Fab. (nm) GlobalFoundries 32 SOI 28 14 TSMC 40 28
Die size (mm2) 228 246 245 244.62 250.04 TBA 75 (+ 28 FCH) ~107 TBA 125
Socket FM1, FS1 FM2, FS1+, FP2 FM2+, FP3 FM2+, FP4 AM4, FP4 AM4, FP5 FT1 AM1, FT3 FT3b FP4 FP4
CPU architecture AMD 10h Piledriver Steamroller Excavator Zen Bobcat Jaguar Puma Puma+[1] Excavator
Memory support DDR3-1866
Up to
3D engine[a] TeraScale (VLIW5) TeraScale (VLIW4) GCN 2nd Gen (Mantle, HSA) GCN 3rd Gen (Mantle, HSA) GCN 4th Gen[2] (Mantle, HSA) TeraScale (VLIW5) GCN 2nd Gen GCN 3rd Gen[3]
Up to 400:20:8 Up to 384:24:6 Up to 512:32:8 TBA 80:8:4 128:8:4 Up to 192:?:?
Unified Video Decoder UVD 3 UVD 4.2 UVD 6 TBA UVD 3 UVD 4 UVD 4.2 UVD 6 UVD 6.3
Video Coding Engine N/A VCE 1.0 VCE 2.0 VCE 3.1 TBA N/A VCE 2.0 VCE 3.1
GPU power saving PowerPlay PowerTune N/A PowerTune[5]
Max. displays[b] 2–3 2–4 2–4 3 4 TBA 2 TBA TBA
TrueAudio N/A [7] N/A[4] TBA
FreeSync N/A N/A TBA
/drm/radeon[8][9] N/A N/A
/drm/amd/amdgpu[10] N/A [11] N/A [11]
  1. ^ Unified shaders : texture mapping units : render output units
  2. ^ To feed more than two displays, the additional panels must have native DisplayPort support.[6] Alternatively active DisplayPort-to-DVI/HDMI/VGA adapters can be employed.

See also[edit]

External links[edit]

  1. ^ "AMD Mobile "Carrizo" Family of APUs Designed to Deliver Significant Leap in Performance, Energy Efficiency in 2015" (Press release). 2014-11-20. Retrieved 2015-02-16. 
  2. ^ "AMD VEGA10 and VEGA11 GPUs spotted in OpenCL driver". Retrieved 3 September 2016. 
  3. ^ "AMD VEGA10 and VEGA11 GPUs spotted in OpenCL driver". Retrieved 3 September 2016. 
  4. ^ a b Thomas De Maesschalck (2013-11-14). "AMD teases Mullins and Beema tablet/convertibles APU". Retrieved 2015-02-24. 
  5. ^ Tony Chen; Jason Greaves, "AMD's Graphics Core Next (GCN) Architecture" (PDF), AMD, retrieved 2016-08-13 
  6. ^ "How do I connect three or More Monitors to an AMD Radeon™ HD 5000, HD 6000, and HD 7000 Series Graphics Card?". AMD. Retrieved 2014-12-08. 
  7. ^ "A technical look at AMD's Kaveri architecture". Semi Accurate. Retrieved 6 July 2014. 
  8. ^ Airlie, David (2009-11-26). "DisplayPort supported by KMS driver mainlined into Linux kernel 2.6.33". Retrieved 2016-01-16. 
  9. ^ "Radeon feature matrix". Retrieved 2016-01-10. 
  10. ^ Deucher, Alexander (2015-09-16). "XDC2015: AMDGPU" (PDF). Retrieved 2016-01-16. 
  11. ^ a b Michel Dänzer (2016-11-17). "[ANNOUNCE] xf86-video-amdgpu 1.2.0".