Jump to content

Delta delay

From Wikipedia, the free encyclopedia

This is the current revision of this page, as edited by HTW217 (talk | contribs) at 01:40, 4 April 2021 (Add internal links). The present address (URL) is a permanent link to this version.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

In VHDL simulations, all assignments to signals (a VHDL concept that represents a net connecting different components together) occur with some infinitesimal delay, known as delta delay, unless a delay is specified.[1] Technically, delta delay is of no measurable unit, but from a digital electronics hardware design perspective one should think of delta delay as being the smallest time unit one could measure, such as a femtosecond (fs).

References

[edit]
  1. ^ Bhasker, Jayaram (1999). A Vhdl Primer. Prentice Hall PTR, 1999. pp. 31, 46. ISBN 9780130965752.