Mixed criticality

From Wikipedia, the free encyclopedia
Jump to: navigation, search
Airplane in-flight information system has much lower criticality than flight control systems, yet both coexist in one "mixed criticality" machine.

A mixed criticality system is a system containing computer hardware and software that can execute several applications of different criticality, such as safety-critical and non-safety critical, or of different Safety Integrity Level (SIL). Different criticality applications are engineered to different levels of assurance, with high criticality applications being the most costly to design and verify. These kinds of systems are typically embedded in a machine such as an aircraft whose safety must be ensured.


Traditional safety-critical systems had to be tested and certified in their entirety to show that they were safe to use. However, many such systems are composed of a mixture of safety-critical and non-critical parts, as for example when an aircraft contains a passenger entertainment system that is isolated from the safety-critical flight systems. Some issues to address in mixed criticality systems include real-time behaviour, memory isolation, data and control coupling.

Computer scientists have developed techniques for handling systems which thus have mixed criticality, but there are many challenges remaining especially for multi-core hardware.[1][2][3]

Research projects[edit]

EU funded research projects on mixed criticality include:

Several research projects have decided to present their research results at the EU-funded Mixed-Criticality Forum


  1. ^ Baruah, SK; Burns, A; Davis, RI. "Response-Time Analysis for Mixed Criticality Systems" (PDF). University of York. Retrieved 19 February 2013. 
  2. ^ Baruah, S; Bonifaci, V; D'Angelo, G; Li, H; Marchetti-Spaccamela, A; Megow, N; Stougie, L. "Scheduling real-time mixed-criticality jobs" (PDF). Retrieved 19 February 2013. 
  3. ^ El-Salloum, C.; Elshuber, M.; Höftberger, O.; Isakovic, H.; Wasicek, A. "The ACROSS MPSoC – A New Generation of Multi-Core Processors designed for Safety-Critical Embedded Systems" (PDF). Retrieved 17 May 2013. 

External links[edit]