Jump to content

Fault grading

Add links
From Wikipedia, the free encyclopedia

This is the current revision of this page, as edited by Citation bot (talk | contribs) at 05:35, 18 March 2023 (Alter: url. URLs might have been anonymized. | Use this bot. Report bugs. | Suggested by Whoop whoop pull up | #UCB_webform 21/260). The present address (URL) is a permanent link to this version.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Fault grading is a procedure that rates testability by relating the number of fabrication defects that can in fact be detected with a test vector set under consideration to the total number of conceivable faults.

It is used for refining both the test circuitry and the test patterns iteratively, until a satisfactory fault coverage is obtained.[1]

See also[edit]

References[edit]

  1. ^ Kaeslin, Hubert (2008-04-28), Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication, Cambridge University Press, p. 24, ISBN 9780521882675
Retrieved from "https://en.wikipedia.org/w/index.php?title=Fault_grading&oldid=1145272544"