Jump to content

Control/Status Register

From Wikipedia, the free encyclopedia

This is the current revision of this page, as edited by Digital27 (talk | contribs) at 03:54, 13 December 2023 (Added typical examples). The present address (URL) is a permanent link to this version.

(diff) ← Previous revision | Latest revision (diff) | Newer revision → (diff)

Control and Status Register (CSR) are auxiliary registers in many CPUs and many microcontrollers that are used for reading status and changing configuration, in contrast to the integer and sometimes floating registers which are used for computation. The control and status registers are often described by a register map.[1]

Both CPUs and I/O devices have CSRs. Typical examples include RISC-V CPU which has a set of registers to handle interrupts, and UART which has a set of registers to handle data reception and transmission.

References

[edit]