Jump to content

ARM Cortex-A9

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by Gachen (talk | contribs) at 04:21, 22 January 2010. The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

ARM Cortex-A9 MPCore
General information
Designed byARM
Common manufacturer
  • TSMC
Architecture and classification
Instruction setARM
Physical specifications
Cores
  • 4

The ARM Cortex-A9 MPCore is a multicore processor providing up to 4 Cache_coherence Cortex-A9 cores each implementing the ARM v7 instruction set architecture[1].

Features

Key features of the Cortex-A9 core are:

  • Superscalar execution giving over 2.0 DMIPS/MHz.
  • NEON SIMD instruction set extension performing up to 16 operations per instruction.
  • High performance Floating Point Unit (double the performance of previous ARM FPUs).
  • Thumb-2 instruction set encoding reduces the size of programs with little impact on performance.
  • TrustZone security extensions.
  • Jazelle support for Java execution.
  • Program Trace Macrocell and CoreSight Design Kit for unobtrusive tracing of instruction execution.

ARM states that a single core (excluding caches) occupies less than 1.5 mm2 when designed in a TSMC 65 nanometer (nm) generic process.[2], can be clocked at speeds over 1GHz and consumes less than 250mW per core [3].

See also

References