Jump to content

Chaos computing

From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by BG19bot (talk | contribs) at 21:22, 29 March 2016 (→References: Remove blank line(s) between list items per WP:LISTGAP to fix an accessibility issue for users of screen readers. Do WP:GENFIXES and cleanup if needed. Discuss this at Wikipedia talk:WikiProject Accessibility#LISTGAP). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Chaos computing is the idea of using chaotic systems for computation. In particular, chaotic systems can be made to produce all types of logic gates and further allow them to be morphed into each other.

Introduction

Chaotic systems generate large numbers of patterns of behavior and are irregular because they switch between these patterns. They exhibit sensitivity to initial conditions which, in practice, means that chaotic systems can switch between patterns extremely fast.

Modern digital computers perform computations based upon digital logic operations implemented at the lowest level as logic gates. There are essentially seven basic logic functions implemented as logic gates: AND, OR, NOT, NAND, NOR, XOR and XNOR.

A chaotic morphing logic gate consists of a generic nonlinear circuit that exhibits chaotic dynamics producing various patterns. A control mechanism is used to select patterns that correspond to different logic gates. The sensitivity to initial conditions is used to switch between different patterns extremely fast (well under a computer clock cycle).

Chaotic Morphing

As an example of how chaotic morphing works, consider a generic chaotic system known as the Logistic map. This nonlinear map is very well studied for its chaotic behavior and its functional representation is given by:

In this case, the value of x is chaotic when r >~ 3.57... and rapidly switches between different patterns in the value of x as one iterates the value of n. A simple threshold controller can control or direct the chaotic map or system to produce one of many patterns. The controller basically sets a threshold on the map such that if the iteration ("chaotic update") of the map takes on a value of x that lies above a given threshold value, x*,then the output corresponds to a 1, otherwise it corresponds to a 0. One can then reverse engineer the chaotic map to establish a lookup table of thresholds that robustly produce any of the logic gate operations.[1][2][3] Since the system is chaotic, we can then switch between various gates ("patterns") exponentially fast.

ChaoGate

The ChaoGate is an implementation of a chaotic morphing logic gate developed by the inventor of the technology William Ditto, along with Sudeshna Sinha and K. Murali.[4][5]

A Chaotic computer, made up of a lattice of ChaoGates, has been demonstrated by Chaologix Inc.

Research

Recent research has shown how chaotic computers can be recruited in Fault Tolerant applications, by introduction of dynamic based fault detection methods.[6] Also it has been demonstrated that multidimensional dynamical states available in a single ChaoGate can be exploited to implement parallel chaos computing,[7][8] and as an example, this parallel architecture can lead to constructing an SR like memory element through one ChaoGate.[7] As another example, it has been proved that any logic function can be constructed directly from just one ChaoGate.[9]

See also

References

  1. ^ Sudeshna Sinha and William L. Ditto, "Dynamics Based Computation", Physical Review Letters, vol. 81 (1998) pp. 2156-2159
  2. ^ Sudeshna Sinha and William L. Ditto, "Computing with Distributed Chaos", Physical Review E, vol. 60 (1999) pp. 363-377.
  3. ^ Toshinori Munakata, Sudeshna Sinha and William L. Ditto, "Chaos Computing: Implementation of Fundamental Logical and Arithmetic Operations and Memory by Chaotic Elements", IEEE Transactions on Circuits and Systems, vol. 49 (2002) pp. 1629-1633.
  4. ^ Matthew Finnegan (16 Nov 2010). "Scientists use chaos theory to create new chip Chaogate holds exciting processing prospects". TechEYE.net. Retrieved October 15, 2012.
  5. ^ "Method and apparatus for a chaotic computing module," W. Ditto, S. Sinha and K. Murali, US Patent Number 07096347 (August 22, 2006). U.S. patent 8,520,191
  6. ^ "Fault tolerance and detection in chaotic Computers" M.R. Jahed-Motlagh, B. Kia, W.L. Ditto and S. Sinha, International Journal of Bifurcation and Chaos 17, 1955-1968(2007)
  7. ^ a b "Chaos-based computation via Chua's circuit: parallel computing with application to the SR flip-flop"D. Cafagna, G. Grassi, International Symposium on Signals, Circuits and Systems, ISSCS 2005, Volume: 2, 749-752 (2005)
  8. ^ "Parallel computing with extended dynamical systems" S. Sinha, T. Munakata and W.L. Ditto Physical Review E, 65 036214 [1-7](2002)
  9. ^ "Reconfigurable logic blocks Based on a chaotic Chua circuit," H. R. Pourshaghaghi, B. Kia, W. Ditto and M. R. Jahed-Motlagh, to be published in CHAOS, SOLITONS & FRACTALS
  • "The 10 Coolest Technologies You’ve Never Heard Of – Chaos Computing," PC Magazine, Vol. 25, No. 13, page p. 66, August 8, 2006. [1]
  • "Logic from Chaos," MIT Technology Review, June 15, 2006. [2]
  • "Exploiting the controlled responses of chaotic elements to design configurable hardware," W. L. Ditto and S. Sinha, Philosophical Transactions of the Royal Society London A, 364, pp. 2483–2494 (2006) doi:10.1098/rsta.2006.1836.
  • "Chaos Computing: ideas and implementations" William L. Ditto, K. Murali and S. Sinha, Philosophical Transactions of the Royal Society London A, (2007) doi:10.1098/rsta.2007.2116.
  • "Experimental realization of the fundamental NOR Gate using a chaotic circuit," K. Murali, Sudeshna Sinha and William L. Ditto Phys. Rev. E 68, 016205 (2003). doi:10.1103/PhysRevE.68.016205
  • "Implementation of NOR gate by a chaotic Chua’s circuit," K. Murali, Sudeshna Sinha and William L. Ditto, Int. J. of Bifurcation and Chaos, Vol. 13, No. 9, pp. 1–4, (2003). doi:10.1142/S0218127403008053
  • "Fault tolerance and detection in chaotic Computers" M.R. Jahed-Motlagh, B. Kia, W.L. Ditto and S. Sinha, International Journal of Bifurcation and Chaos 17, 1955-1968(2007)doi:10.1142/S0218127407018142
  • "Chaos-based computation via Chua's circuit: parallel computing with application to the SR flip-flop"D. Cafagna, G. Grassi, International Symposium on Signals, Circuits and Systems, ISSCS 2005, Volume: 2, 749-752 (2005) doi:10.1109/ISSCS.2005.1511349
  • "Parallel computing with extended dynamical systems" S. Sinha, T. Munakata and W.L. Ditto; Physical Review E, 65 036214 [1-7](2002) doi:10.1103/PhysRevE.65.036214
  • "Reconfigurable logic blocks Based on a chaotic Chua circuit," H. R. Pourshaghaghi, B. Kia, W. Ditto and M. R. Jahed-Motlagh, to be published in CHAOS, SOLITONS & FRACTALS doi:10.1016/j.chaos.2007.11.030
Retrieved from "https://en.wikipedia.org/w/index.php?title=Chaos_computing&oldid=712568512"