Jump to content

File:6T SRAM memory cell layout.jpg

Page contents not supported in other languages.
This is a file from the Wikimedia Commons
From Wikipedia, the free encyclopedia

6T_SRAM_memory_cell_layout.jpg (262 × 193 pixels, file size: 18 KB, MIME type: image/jpeg)

Summary

Description
English: Layout for the layers schematic for the silicon implementation of a six transistor SRAM memory cell.
Date
Source https://www.ijert.org/research/sram-memory-layout-design-in-180nm-technology-IJERTV4IS080677.pdf
Author Praveen K N and B. G. Shivaleelavathi

Licensing

w:en:Creative Commons
attribution
This file is licensed under the Creative Commons Attribution 4.0 International license.
You are free:
  • to share – to copy, distribute and transmit the work
  • to remix – to adapt the work
Under the following conditions:
  • attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.

Captions

layout for the silicon implementation of a six transistor SRAM memory cell.

Items portrayed in this file

depicts

1 August 2015

image/jpeg

b8f4e0da41911f52d053b2ad5f465e3eeaad2194

18,470 byte

193 pixel

262 pixel

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current09:10, 6 September 2019Thumbnail for version as of 09:10, 6 September 2019262 × 193 (18 KB)CrystallizedcarbonUser created page with UploadWizard

The following page uses this file:

Global file usage

The following other wikis use this file: