High-level verification
 | This article may be unbalanced toward certain viewpoints. (April 2011) |
High-level verification (HLV), or electronic system-level (ESL) verification, is the task to verify ESL designs at high abstraction level, i.e., it is the task to verify a model that represents hardware above register-transfer level (RTL) abstract level. For high-level synthesis (HLS or C synthesis), HLV is to HLS as functional verification is to logic synthesis.
Electronic digital hardware design has evolved from low level abstraction at gate level to register transfer level (RTL), the abstraction level above RTL is commonly called high-level, ESL, or behavioral/algorithmic level.
In high-level synthesis, behavioral/algorithmic designs in ANSI C/C++/SystemC code is synthesized to RTL, which is then synthesized into gate level through logic synthesis. Functional verification is the task to make sure a design at RTL or gate level conforms to a specification. As logic synthesis matures, most functional verification is done at the higher abstraction, i.e. at RTL level, the correctness of logic synthesis tool in the translating process from RTL description to gate netlist is a less concern today.
High-level synthesis is still an emerging technology, so High-level verification today has two important areas under development
- to validate HLS is correct in the translation process, i.e. to validate the design before and after HLS are equivalent, typically through formal methods
- to verify a design in ANSI C/C++/SystemC code is conforming to a specification, typically through logic simulation.
Terminology
![[icon]](/wiki/File:Wiki_letter_w_cropped.svg){kind=small} | This section is empty. You can help by adding to it. (July 2010) |
History
| This section is empty. You can help by adding to it. (July 2010) |
Product Areas
- Formal Solution: Verify high level models against RTL designs
- Simulation Solution: Intelligent stimulus generation, code and functional coverage, temporal assertion checker
See also
- Electronic system-level (ESL)
- SystemC
- SystemVerilog
- Property Specification Language (PSL)
- Transaction-level modeling (TLM)
- Functional verification
- Formal verification
- Accellera
References
- 1800-2005 — IEEE Standard for System Verilog—Unified Hardware Design, Specification, and Verification Language. 2005. doi:10.1109/IEEESTD.2005.97972. ISBN 0-7381-4810-5.
- Accellera PSL v1.1 LRM, Accellera
- "Native SystemC Assertion for OCP property checking" www.nascug.org
- "Checking for TLM2.0 Compliance, Why bother?" www.nascug.org
External links
- Accellera (formerly OSCI; Open SystemC Initiative)