Symposia on VLSI Technology and Circuits: Difference between revisions
| Line 11: | Line 11: | ||
==Symposium 2012== |
==Symposium 2012== |
||
The next Symposium on VLSI Circuits will be held at the [[Hilton Hawaiian Village]], Honolulu, Hawaii on June 13–15, 2012. Joint circuit and technology focus sessions will be offered in the following special topics of mutual interest<ref>[http://www.eetimes.com/electronics-news/4230060/VLSI-confabs-call-for-mutual-interest-topics- VLSI confabs call for mutual interest topics] (EETIMES 2011)</ref>: |
The next Symposium on VLSI Circuits will be held at the [[Hilton Hawaiian Village]], Honolulu, Hawaii on June 13–15, 2012. Joint circuit and technology focus sessions will be offered in the following special topics of mutual interest<ref>[http://www.eetimes.com/electronics-news/4230060/VLSI-confabs-call-for-mutual-interest-topics- VLSI confabs call for mutual interest topics] (EETIMES 2011)</ref>: |
||
* Memory (emerging non-volatile memory, advanced SRAM, embedded memories) |
|||
* Memory |
|||
* 3-D System Integration |
* 3-D System Integration |
||
* Emerging Non-Volatile Memory |
|||
* Advanced SRAM |
|||
* Design in Scaled Technologies |
* Design in Scaled Technologies |
||
* Design Enablement in Scaled CMOS |
* Design Enablement in Scaled CMOS |
||
* Embedded Memory |
|||
The Symposium will be preceded by two full-day short courses. |
The Symposium will be preceded by two full-day short courses. |
||
In total, around 100 technical papers will be presented on innovations and advancements in the field of VLSI circuit design. |
In total, around 100 technical papers will be presented on innovations and advancements in the field of VLSI circuit design. |
||
Revision as of 12:59, 2 April 2012
Symposium on VLSI Circuits is an international conference on semiconductor circuits. It brings together managers, engineers, and scientists from industry and academia around the world to discuss challenges in Very-large-scale integration (VLSI) of circuits. The Symposium was established in 1987[1] and takes place once a year around the middle of June at locations alternating between Kyoto, Japan and Honolulu, USA. The Symposium on VLSI Circuits is held in conjunction with the Symposium on VLSI Technology, thereby offering an opportunity to interact and synergize on topics of joint interest, spanning the range from process technology to systems-on-chip [2] [3] [4] [5] [6]. Beside regular presentations of technical papers, the Symposium comprises short courses, panel sessions, and invited talks conducted by experts in the field from both Industry and Academia.
Sponsors
The Symposium on VLSI Circuits is sponsored by the IEEE Solid-State Circuits Society and the Japan Society of Applied Physics in cooperation with the Institute of Electronics, Information and Communication Engineers and the IEEE Electron Devices Society. Extended versions of selected papers from the Symposium are regularly published once a year in a special Issue of the IEEE Journal of Solid-State Circuits[7].
Symposium 2012
The next Symposium on VLSI Circuits will be held at the Hilton Hawaiian Village, Honolulu, Hawaii on June 13–15, 2012. Joint circuit and technology focus sessions will be offered in the following special topics of mutual interest[8]:
- Memory (emerging non-volatile memory, advanced SRAM, embedded memories)
- 3-D System Integration
- Design in Scaled Technologies
- Design Enablement in Scaled CMOS
The Symposium will be preceded by two full-day short courses. In total, around 100 technical papers will be presented on innovations and advancements in the field of VLSI circuit design.
- Advance Program: http://vlsisymposium.org/circuits/technical.html
Registration
- Symposium on VLSI Circuits’ home page at http://www.vlsisymposium.org
References
- ^ The Beginnings of the Symposium on VLSI Circuits (JSSC 1997)
- ^ VLSI Symposium eyes 65-nm logic (EETIMES 2003)
- ^ VLSI papers weigh 65 nm, new circuits (EETIMES 2004)
- ^ VLSI SYMPOSIUM REPORT: Chipmakers, consortia reveal HK+MG integration (ElectroIQ 2007)
- ^ Report from VLSI Symposium: Planar CMOS to 22nm, at most (ElectroIQ 2008)
- ^ Report from the VLSI Symposium: Less spirited, still informative (ElectroIQ 2009)
- ^ Journal of Solid-State Circuits (JSSC)
- ^ VLSI confabs call for mutual interest topics (EETIMES 2011)