Talk:Physical Address Extension: Difference between revisions
Appearance
Content deleted Content added
prot expired 04:56, 19 February 2015 |
→PAE is A Processor Feature: new section |
||
Line 14: | Line 14: | ||
|archivenow=<nowiki>{{ArchiveNow}},{{ArchiveThisNowPlease}},{{resolved|,{{Resolved|,{{done}},{{Done}}</nowiki> |
|archivenow=<nowiki>{{ArchiveNow}},{{ArchiveThisNowPlease}},{{resolved|,{{Resolved|,{{done}},{{Done}}</nowiki> |
||
}} |
}} |
||
== PAE is A Processor Feature == |
|||
{{cquote| Physical Address Extension (PAE) is a memory management feature for the IA-32 architecture...}} |
|||
Definitively, PAE is a processor feature, extending 32-bit instruction set to address more than 4GB Physical Memory. The quoted description is not strictly correct! In Intel document, ''PAE'', is also used to reference to ''Page Address Extension'' mode. |
|||
{{cquote| When AMD defined their AMD64 architecture as an extension of x86, they defined an enhanced version of PAE to be used while the processor was in 64-bit mode ("long mode"). }} |
|||
Not strictly correct description, it is not an ''enhanced version of PAE'', it is an ''enhanced version of paging schema'' for this new paging schema does not apply onto the Legacy 32-bit mode operation. In other words, no 32-bit linear address mapped on the 4-level paging... [[User:CopperQA|CopperQA]] ([[User talk:CopperQA|talk]]) 22:55, 18 September 2015 (UTC) |
Revision as of 22:55, 18 September 2015
This is the talk page for discussing improvements to the Physical Address Extension article. This is not a forum for general discussion of the article's subject. |
Article policies
|
Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
![]() | This article is of interest to the following WikiProjects: | |||||||||||||||||||||||||||||
Please add the quality rating to the {{WikiProject banner shell}} template instead of this project banner. See WP:PIQA for details.
Please add the quality rating to the {{WikiProject banner shell}} template instead of this project banner. See WP:PIQA for details.
|
![]() Archives (Index) |
This page is archived by ClueBot III.
|
PAE is A Processor Feature
“ | Physical Address Extension (PAE) is a memory management feature for the IA-32 architecture... | ” |
Definitively, PAE is a processor feature, extending 32-bit instruction set to address more than 4GB Physical Memory. The quoted description is not strictly correct! In Intel document, PAE, is also used to reference to Page Address Extension mode.
“ | When AMD defined their AMD64 architecture as an extension of x86, they defined an enhanced version of PAE to be used while the processor was in 64-bit mode ("long mode"). | ” |
Not strictly correct description, it is not an enhanced version of PAE, it is an enhanced version of paging schema for this new paging schema does not apply onto the Legacy 32-bit mode operation. In other words, no 32-bit linear address mapped on the 4-level paging... CopperQA (talk) 22:55, 18 September 2015 (UTC)