x2APIC
The x2APIC architecture provides backward compatibility to the Intel APIC Architecture/xAPIC architecture and forward extendability for future Intel platform innovations.
Overview
![[icon]](/wiki/File:Wiki_letter_w_cropped.svg){kind=small} | This section is empty. You can help by adding to it. (July 2010) |
More information
More information on the Intel x2APIC Architecture can be found in the Intel 64 and IA-32 Architectures Software Developer's Manuals, Intel 64 Architecture x2APIC Specification, freely available on the Intel website.
See also
- Intel APIC Architecture
- Intel 8259
- Advanced Programmable Interrupt Controller (APIC)
- Programmable Interrupt Controller (PIC)
- Inter-processor interrupt (IPI)
- Interrupt
- Interrupt handler
- Message Signaled Interrupts (MSI)
- Non-maskable interrupt (NMI)
References
External links
- Intel 64 Architecture x2APIC Specification (PDF)
- Intel MultiProcessor Specification Version 1.4 May 1997 (PDF)
- Intel 82093AA I/O Advanced Programmable Interrupt Controller (I/O APIC) Datasheet
- Key Benefits of the I/O APIC Microsoft's explanation of I/O APIC
- Importance of Implementing APIC-Based Interrupt Subsystems on Uniprocessor PCs
- Advanced Programmable Interrupt Controller A short introduction of what APIC is and its benefits