Jump to content

Symposia on VLSI Technology and Circuits

Add links
From Wikipedia, the free encyclopedia

This is an old revision of this page, as edited by 217.10.60.85 (talk) at 07:40, 16 April 2012 (→Registration). The present address (URL) is a permanent link to this revision, which may differ significantly from the current revision.

Symposium on VLSI Circuits is an international conference on semiconductor circuits. It brings together managers, engineers, and scientists from industry and academia around the world to discuss challenges in Very-large-scale integration (VLSI) of circuits. The Symposium was established in 1987[1] and takes place once a year around the middle of June at locations alternating between Kyoto, Japan and Honolulu, USA. The Symposium on VLSI Circuits is held in conjunction with the Symposium on VLSI Technology[2], thereby offering an opportunity to interact and synergize on topics of joint interest, spanning the range from process technology to systems-on-chip [3] [4] [5] [6] [7]. Beside regular presentations of technical papers, the Symposium comprises short courses, panel sessions, and invited talks conducted by experts in the field from both Industry and Academia.

Sponsors

The Symposium on VLSI Circuits is sponsored by the IEEE Solid-State Circuits Society and the Japan Society of Applied Physics in cooperation with the Institute of Electronics, Information and Communication Engineers and the IEEE Electron Devices Society. Extended versions of selected papers from the Symposium are regularly published once a year in a special Issue of the IEEE Journal of Solid-State Circuits[8].

Symposium 2012

The next Symposium on VLSI Circuits will be held at the Hilton Hawaiian Village, Honolulu, Hawaii on June 13–15, 2012. Joint circuit and technology focus sessions will be offered in the following special topics of mutual interest[9] [10]:

  • Memory (emerging non-volatile memory, advanced SRAM, embedded memories)
  • 3-D System Integration
  • Design in Scaled Technologies
  • Design Enablement in Scaled CMOS

The Symposium will be preceded by two full-day short courses. In total, around 100 technical papers will be presented on innovations and advancements in the field of VLSI circuit design.

Registration

References

  1. ^ The Beginnings of the Symposium on VLSI Circuits (JSSC 1997)
  2. ^ Intel to Present on 22-nm Tri-gate Technology at VLSI Symposium (ElectroIQ 2012)
  3. ^ VLSI Symposium eyes 65-nm logic (EETIMES 2003)
  4. ^ VLSI papers weigh 65 nm, new circuits (EETIMES 2004)
  5. ^ VLSI SYMPOSIUM REPORT: Chipmakers, consortia reveal HK+MG integration (ElectroIQ 2007)
  6. ^ Report from VLSI Symposium: Planar CMOS to 22nm, at most (ElectroIQ 2008)
  7. ^ Report from the VLSI Symposium: Less spirited, still informative (ElectroIQ 2009)
  8. ^ Journal of Solid-State Circuits (JSSC)
  9. ^ VLSI confabs call for mutual interest topics (EETIMES 2011)
  10. ^ Attend joint sessions at VLSI Technology and Circuits (ElectroIQ 2012)

Additional information

Retrieved from "https://en.wikipedia.org/w/index.php?title=Symposia_on_VLSI_Technology_and_Circuits&oldid=487629430"